- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360280 > 5962R9858301VXC (Aeroflex Inc.) 20MHz 16-bit Microcontroller PDF資料下載
參數(shù)資料
| 型號： | 5962R9858301VXC |
| 廠商： | Aeroflex Inc. |
| 英文描述： | 20MHz 16-bit Microcontroller |
| 中文描述： | 20MHz的16位微控制器 |
| 文件頁數(shù)： | 13/43頁 |
| 文件大?。?/td> | 186K |
| 代理商： | 5962R9858301VXC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
13
Legend for I/O fields:
TO
TI
CI
TUO
= TTL compatible output
= TTL compatible input
= CMOS only input
= TTL compatible output
(internally pulled high)
= TTL compatible output
(internally pulled low)
= TTL compatible input
(internally pulled high)
TDO
TUI
TDI
= TTL compatible input
(internally pulled low)
= TTL compatible bidirectional
= TTL compatible quasi-bidirectional
(internally pulled high)
= TTL compatible bidirectional
(internally pulled high)
= TTL compatible bidirectional Schmitt
Trigger (internally pulled high)
PWR = +5V (V
DD
)
GND = OV (V
SS
)
TB
TUQ
TUB
TUBS
Table 10: 68-lead Flat Pack Pin Descriptions
QFP Pin#
I/O
Name
Active
Description
1
PWR
V
DD
---
Digital supply voltage (+5V). There are 2 V
DD
pins, both of
which must be connected.
2
TB
ECB5
1
---
EDAC Check Bit 5. Asserting the EDACEN pin will cause the
error detection and correction engine to pass the EDAC Check
Bit 5 through pin 2 of the UT80CRH196KD.
3
TDI
NMI
High
Non-Maskable Interrupt. A positive transition causes a vector
through the NMI interrupt at location 203Eh. Assert NMI for at
least 1 state time to guarantee acknowledgment by the interrupt
controller.
4
TI
P0.3
---
Port 0 Pin 3. An input only port pin that is read at location 0Eh
in HWindow 0.
TB
ECB4
1
---
EDAC Check Bit 4. Asserting the EDACEN pin will cause the
error detection and correction engine to pass the EDAC Check
Bit 4 through pin 4 of the UT80CRH196KD.
5
TI
P0.1
---
Port 0 Pin 1. An input only port pin that is read at location 0Eh
in HWindow 0.
TB
ECB3
1
---
EDAC Check Bit 3. Asserting the EDACEN pin will cause the
error detection and correction engine to pass the EDAC Check
Bit 3 through pin 5 of the UT80CRH196KD.
6
TI
P0.0
---
Port 0 Pin 0. An input only port pin that is read at location 0Eh
in HWindow 0.
TB
ECB2
1
---
EDAC Check Bit 2. Asserting the EDACEN pin will cause the
error detection and correction engine to pass the EDAC Check
Bit 2 through pin 6 of the UT80CRH196KD.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5962R9858301VXX | 20MHz 16-bit Microcontroller |
| 5962R9858301VXXA | 20MHz 16-bit Microcontroller |
| 5962R9858301VXXC | 20MHz 16-bit Microcontroller |
| 5962R9858302QXX | PowerCap |
| 5962R9858302QXXC | PowerCap |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962R9863601VGA | 制造商:Analog Devices 功能描述: |
| 5962R9863602VGA | 制造商:Analog Devices 功能描述:OP AMP, JFET-INPUT - Rail/Tube |
| 5962R9863701VGA | 制造商:Analog Devices 功能描述:- Rail/Tube |
| 5962R9863701VHA | 制造商:Analog Devices 功能描述:AEROSPACE LOW INPUT CURRENT OPERATIONAL AMPLIFIER - Rail/Tube |
| 5962R9863701VPA | 制造商:Analog Devices 功能描述:OP AMP, GENERAL PURPOSE - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。