- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358625 > 32170 (Mitsubishi Electric Corporation) SINGLE-CHIP 32-BIT CMOS MICROCOMPUTER PDF資料下載
參數(shù)資料
| 型號： | 32170 |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | SINGLE-CHIP 32-BIT CMOS MICROCOMPUTER |
| 中文描述： | 單芯片32位CMOS微機 |
| 文件頁數(shù)： | 39/49頁 |
| 文件大小： | 561K |
| 代理商： | 32170 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
Mitsubishi Microcomputers
39
SINGLE-CHIP 32-BIT CMOS MICROCOMPUTER
2001-5-14 Rev.1.0
32170 Group, 32174 Group
6-channel High-speed Serial I/Os
The microcomputer contains six channels of serial I/Os con-
sisting of four channels that can be set for CSIO mode
(clock-synchronized serial I/O) or UART mode (asynchro-
nous serial I/O) and two other channels that can only be set
for UART mode.
The SIO has the function to generate a DMA transfer re-
quest when data reception is completed or the transmit reg-
ister becomes empty, and is capable of high-speed serial
communication without causing any additional CPU load.
Table 20 Outline of Serial I/O
Item
Content
Number of channels
CSIO/UART: 4 channels (SIO0,SIO1,SIO4,SIO5)
UART only : 2 channels (SIO2,SIO3)
Clock
During CSIO mode : Internal clock / external clock, selectable (Note1)
During UART mode : Internal clock only
Transfer mode
Transmit half-duplex, receive half-duplex, transmit/receive full-duplex
BRG count sourcef
(BCLK), f(BCLK)/8, f(BCLK)/32, f(BCLK)/256 (When internal clock is selected) (Note2)
Data format
CSIO mode :
Data length = Fixed to 8 bits
Order of transfer = Fixed to LSB first
UARTmode :
Start bit = 1 bit
Character length = 7, 8, or 9 bits
Parity bit = Added or not added (When added, selectable between
odd and even parity)
Stop bit = 1 or 2 bits
Order of transfer = Fixed to LSB first
Baud rate
CSIO mode :
152 bits per second to 2 Mbits per second (when operating with f(BCLK) = 20 MHz)
UARTmode :
19 bits per second to 156 Kbits per second (when operating with f(BCLK) = 20 MHz)
Error detection
CSIO mode :
Overrun error only
UARTmode :
Overrun, parity, and framing errors
(The error-sum bit indicates which error has occurred)
Fixed cycle clock
output function
When SIO0, SIO1, SIO4, or SIO5 is in UART mode, this function outputs a 1/2 BRG clock from the SCLK pin.
Note 1: During CSIO mode, the maximum input frequency of an external clock is f(BCLK) divided by 16.
Note 2: When f(BCLK) is selected for the BRG count source, the BRG set value is subject to limitations.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 322334 | RINGKABELSCHUH 5ST 1-2 6XM4 |
| 3224W-1-102E | TRIMMER SMD CERMET MEHR 1K 300V 0.25W |
| 3386H-1-504 | TRIMMER 11MM CERMET EIN 500K 300V 0.5W |
| 322CNQ030 | 300 Amp Schottky Rectifier(300 A 肖特基整流器) |
| 3239-00 | 2.2 GHz Integer-N PLL for Low Phase Noise Applications |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 32170/32174 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32170/32174 Group Datasheet Datasheet 874K/MAY.14.01 |
| 3217000 | 制造商:ROSE+BOPLA (Pheonix Meanco) 功能描述:BOX ABS SEALED 12012255 |
| 3217010 | 制造商:Phoenix Contact 功能描述:XBUT25 |
| 3217023 | 制造商:Phoenix Contact 功能描述:XBUT25BU |
| 3217036 | 制造商:Phoenix Contact 功能描述:XBUT25PE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。