參數(shù)資料
型號： 32170
廠商： Mitsubishi Electric Corporation
英文描述： SINGLE-CHIP 32-BIT CMOS MICROCOMPUTER
中文描述： 單芯片32位CMOS微機(jī)
文件頁數(shù)： 27/49頁
文件大?。?/td> 561K
代理商： 32170
Mitsubishi Microcomputers
27
SINGLE-CHIP 32-BIT CMOS MICROCOMPUTER
2001-5-14 Rev.1.0
32170 Group, 32174 Group
Item
Content
Number of channels
10 channels
Transfer request
Software trigger
Request from internal peripheral I/O: A-D converter, multijunction timer, or serial I/O
(reception completed, transmit buffer empty)
Cascaded connection between DMA channels possible (Note)
Maximum number of times transferred
256 times
Transferable address space
64 Kbytes (address space from H’0080 0000 to H’0080 FFFF)
Transfers between internal peripheral I/Os, between internal RAM and internal peripheral IO,
and between internal RAMs are supported
Transfer data size
16 bits or 8 bits
Transfer method
Single transfer DMA (control of the internal bus is relinquished for each transfer performed),
dual-address transfer
Transfer mode
Single transfer mode
Direction of transfer
One of three modes can be selected for the source and destination of transfer:
Address fixed
Address increment
32-channel ring buffer
Channel priority
Channel 0 > channel 1 > channel 2 > channel 3 > channel 4 >
channel 5 > channel 6 > channel 7 > channel 8 > channel 9
(Fixed priority)
Maximum transfer rate
13.3 Mbytes per second (when internal peripheral clock = 20 MHz)
Interrupt request
Group interrupt request can be generated when each transfer count register underflows
Transfer area
64 Kbytes from H’0080 0000 to H’0080 FFFF (Transfer is possible in the entire internal
RAM/SFR area)
Note: The following DMA channels can be cascaded.
DMA transfer on channel 1 started at end of one DMA transfer on channel 0
DMA transfer on channel 2 started at end of one DMA transfer on channel 1
DMA transfer on channel 0 started at end of one DMA transfer on channel 2
DMA transfer on channel 4 started at end of one DMA transfer on channel 3
DMA transfer on channel 6 started at end of one DMA transfer on channel 5
DMA transfer on channel 7 started at end of one DMA transfer on channel 6
DMA transfer on channel 5 started at end of one DMA transfer on channel 7
DMA transfer on channel 9 started at end of one DMA transfer on channel 8
DMA transfer on channel 5 started at end of all DMA transfers on channel 0 (underflow of transfer count register)
Built-in 10-Channel DMAC
The microcomputer contains 10 channels of DMAC, allowing
for data transfer between internal peripheral I/Os, between
internal RAM and internal peripheral I/O, and between inter-
nal RAMs.
DMA transfer requests can be issued from the user-cre
ated software, as well as can be triggered by a signal gener-
ated by the internal peripheral I/O (A-D converter, MJT, or
serial I/O).
Table 16 Outline of the DMAC
The microcomputer also supports cascaded connection be-
tween DMA channels (starting DMA transfer on a channel at
end of transfer on another channel). This makes advanced
transfer processing possible without causing any additional
CPU load.
相關(guān)PDF資料
PDF描述
322334 RINGKABELSCHUH 5ST 1-2 6XM4
3224W-1-102E TRIMMER SMD CERMET MEHR 1K 300V 0.25W
3386H-1-504 TRIMMER 11MM CERMET EIN 500K 300V 0.5W
322CNQ030 300 Amp Schottky Rectifier(300 A 肖特基整流器)
3239-00 2.2 GHz Integer-N PLL for Low Phase Noise Applications
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
32170/32174 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32170/32174 Group Datasheet Datasheet 874K/MAY.14.01
3217000 制造商:ROSE+BOPLA (Pheonix Meanco) 功能描述:BOX ABS SEALED 12012255
3217010 制造商:Phoenix Contact 功能描述:XBUT25
3217023 制造商:Phoenix Contact 功能描述:XBUT25BU
3217036 制造商:Phoenix Contact 功能描述:XBUT25PE
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*