- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368957 > 28F016S3 Evaluation Kit for the MAX5950/MAX5951 PDF資料下載
參數(shù)資料
| 型號： | 28F016S3 |
| 英文描述： | Evaluation Kit for the MAX5950/MAX5951 |
| 中文描述： | 字節(jié)寬的SMART 3 FlashFile Memory系列4。 8。及16兆比特 |
| 文件頁數(shù)： | 9/59頁 |
| 文件大?。?/td> | 384K |
| 代理商： | 28F016S3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
E
3 VOLT ADVANCED+ BOOT BLOCK
9
PRODUCT PREVIEW
Table 2. 3 Volt Advanced+ Boot Block Pin Descriptions
Symbol
Type
Name and Function
A
0
–A
21
INPUT
ADDRESS INPUTS
for memory addresses. Addresses are internally
latched during a program or erase cycle.
8-Mbit x 8 A[0-19], 16-Mbit x 8 A[0-20], 32-Mbit x 8 A[0-21]
8-Mbit x 16 A[0-18], 16-Mbit x 16 A[0-19], 32-Mbit x 16 A[0-20]
DATA INPUTS/OUTPUTS:
Inputs array data on the second CE# and
WE# cycle during a Program command. Inputs commands to the
Command User Interface when CE# and WE# are active. Data is
internally latched. Outputs array, configuration and status register data.
The data pins float to tri-state when the chip is de-selected or the outputs
are disabled.
DQ
0
–DQ
7
INPUT/OUTPUT
DQ
8
–DQ
15
INPUT/OUTPUT
DATA INPUTS/OUTPUTS:
Inputs array data on the second CE# and
WE# cycle during a Program command. Data is internally latched.
Outputs array and configuration data. The data pins float to tri-state when
the chip is de-selected.
Not included on x8 products.
CE#
INPUT
CHIP ENABLE:
Activates the internal control logic, input buffers,
decoders and sense amplifiers. CE# is active low. CE# high de-selects
the memory device and reduces power consumption to standby levels.
OE#
INPUT
OUTPUT ENABLE:
Enables the device’s outputs through the data
buffers during a read operation. OE# is active low.
WE#
INPUT
WRITE ENABLE:
Controls writes to the Command Register and
memory array. WE# is active low. Addresses and data are latched on
the rising edge of the second WE# pulse.
RP#
INPUT
RESET/DEEP POWER-DOWN:
Uses two voltage levels (V
IL
, V
IH
) to
control reset/deep power-down mode.
When RP# is at logic low, the device is in reset/deep power-down
mode
, which drives the outputs to High-Z, resets the Write State
Machine, and minimizes current levels (I
CCD
).
When RP# is at logic high, the device is in standard operation
.
When RP# transitions from logic-low to logic-high, the device resets all
blocks to locked and defaults to the read array mode.
WP#
INPUT
WRITE PROTECT:
Controls the lock-down function of the flexible
Locking feature
When WP# is a logic low, the lock-down mechanism is enabled
and
blocks marked lock-down cannot be unlocked through software.
When WP# is logic high, the lock-down mechanism is disabled
and
blocks previously locked-down are now locked and can be unlocked and
locked through software. After WP# goes low, any blocks previously
marked lock-down revert to that state.
See Section 3.3 for details on block locking.
V
CC
SUPPLY
DEVICE POWER SUPPLY:
[2.7 V–3.6 V] Supplies power for device
operations.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 28F016SC | Evaluation Kit/Evaluation System for the MAX5954L/MAX5954A |
| 28F032C3 | 3 VOLT ADVANCED+ BOOT BLOCK. 8-. 16-. 32-MBIT FLASH MEMORY FAMILY |
| 28F160F3 | 5V/3.3V or Adjustable, Low-Dropout, Low-IQ, 500mA Linear Regulators |
| 28F800F3 | 3 Volt Fast Boot Block Flash Memory(3 V 8M位快速引導(dǎo)塊閃速存儲器) |
| 28F160F3 | 16MBIT Fast Boot Block Flash Memory(16兆位的快速引導(dǎo)塊閃速存儲器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 28F016S5 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BYTE-WIDE SMART 5 FlashFile MEMORY FAMILY 4. 8. AND 16 MBIT |
| 28F016SA | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:28F016SA 16-MBIT (1 MBIT X 16, 2 MBIT X 8)FlashFile MEMORY |
| 28F016SA/DD28F032SA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:INFORMATION |
| 28F016SA-070 | 制造商:undefined 功能描述: |
| 28F016SC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:28F016SC - BYTE-WIDE SmartVoltage FlashFile MEMORY FAMILY 4. 8. AND 16 MBIT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。