- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368957 > 28F008S5 Evaluation Kit/Evaluation System for the MAX5946A, MAX5946L PDF資料下載
參數(shù)資料
| 型號： | 28F008S5 |
| 英文描述： | Evaluation Kit/Evaluation System for the MAX5946A, MAX5946L |
| 中文描述： | 字節(jié)寬的SMART 5 FlashFile Memory系列4。 8。及16兆比特 |
| 文件頁數(shù)： | 28/44頁 |
| 文件大?。?/td> | 496K |
| 代理商： | 28F008S5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
28F400BL-T/B, 28F004BL-T/B
290450–15
Bus
Command
Comments
Operation
Write
Erase
Suspend
Data
e
B0H
Read
Status Register Data.
Toggle OE
Y
or CE
Y
to
update Status Register
Standby
Check SR.7
1
e
Ready
Standby
Check SR.6
1
e
Suspended
Write
Read Array
Data
e
FFH
Read
Read array data from block
other than that being
erased.
Write
Erase Resume
Data
e
D0H
Figure 15. Erase Suspend/Resume Flowchart
4.5 Power Consumption
4.5.1 ACTIVE POWER
With
CE
Y
at a logic-low level and
RP
Y
at a logic-
high level, the device is placed in the active mode.
The device I
CC
current is a maximum of 22 mA at
5 MHz.
4.5.2 AUTOMATIC POWER SAVINGS
Automatic Power Savings (APS) is a low power fea-
ture during active mode of operation. The 4-Mbit
family of products incorporate Power Reduction
Control (PRC) circuitry which basically allows the de-
vice to put itself into a low current state when it is
not being accessed. After data is read from the
memory array, PRC logic controls the device’s pow-
er consumption by entering the APS mode where
typical I
CC
current is 0.8 mA and maximum I
CC
cur-
rent is 2 mA. The device stays in this static state with
outputs valid until a new memory location is read.
4.5.3 STANDBY POWER
With CE
Y
at a logic-high level (V
IH
), and the CUI
read mode, the memory is placed in standby mode
where the maximum I
CC
standby current is 120
m
A
with CMOS input signals. The standby operation dis-
ables much of the device’s circuitry and substantially
reduces device power consumption. The outputs
(DQ
[
0:15
]
or DQ
[
0:7
]
are placed in a high-imped-
ance state independent of the status of the OE
Y
signal. When the 4-Mbit flash family is deselected
during erase or program functions, the devices will
continue to perform the erase or program function
and consume program or erase active power until
program or erase is completed.
28
相關PDF資料 |
PDF描述 |
|---|---|
| 28F008SC | 12V PWM Controller with Hot-Swap |
| 28F016S5 | 12V/5V Input Buck PWM Controller |
| 28F200BL-B | 2-MBIT (128K x 16. 256K x 8) LOW-POWER BOOT BLOCK FLASH MEMORY FAMILY |
| 28F200BL-T | 5V/3.3V or Adjustable, Low-Dropout, Low-IQ, 500mA Linear Regulators |
| 28F200BV-B | 2-MBIT SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 28F008SA | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:8 MBIT (1 MBIT x 8) FLASH MEMORY |
| 28F008SA-L | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:8 MBIT (1 MBIT x 8) FLASH MEMORY |
| 28F008SAT-ZW | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 28F008SC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BYTE-WIDE SmartVoltage FlashFile MEMORY FAMILY 4. 8. AND 16 MBIT |
| 28F010 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:1024K (128K x 8) CMOS FLASH MEMORY |
發(fā)布緊急采購，3分鐘左右您將得到回復。