- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2058 > 0W888-002-XTP (ON Semiconductor)DSP BELASIGNA 250 AUDIO 64LFBGA PDF資料下載
參數(shù)資料
| 型號： | 0W888-002-XTP |
| 廠商： | ON Semiconductor |
| 文件頁數(shù)： | 13/30頁 |
| 文件大?。?/td> | 0K |
| 描述： | DSP BELASIGNA 250 AUDIO 64LFBGA |
| 標(biāo)準(zhǔn)包裝： | 1,500 |
| 系列： | BelaSigna® 250 |
| 類型： | 音頻處理器 |
| 應(yīng)用： | 便攜式設(shè)備 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-LFBGA |
| 供應(yīng)商設(shè)備封裝： | 64-LFBGA（7x7） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
BELASIGNA 250
http://onsemi.com
20
Table 9. INTERRUPT DESCRIPTIONS
Interrupt
Description
WOLA_DONE
WOLA function done
IO_BLOCK_FULL
IOP interrupt
GP_TIMER
Generalpurpose timer interrupt
WATCHDOG_TIMER
Watchdog timer interrupt
SPI_INTERFACE
SPI interface interrupt
IR
IR remote interrupt
EXT3_RX
EXT3 register receive interrupt
EXT3_TX
EXT3 register transmit interrupt
GPIO
User configurable GPIO interrupt
TWSS_INTERFACE
Twowire synchronous serial interface interrupt
UART_RX
Generalpurpose UART receive interrupt
UART_TX
Generalpurpose UART transmit interrupt
PCM
PCM interface interrupt
Analog Blocks
Input Stage
The analog audio input stage is comprised of two
individual channels. For each channel, the selected one out
of the four possible inputs is routed to the input of the
programmable preamplifier that can be configured for
bypass or gain values of 12 to 30 dB (3 dB steps).
The analog signal is filtered to remove frequencies above
20 kHz before it is passed into the highfidelity 16bit
oversampling
SD A/D converter. Subsequently, any
necessary sample rate decimation is performed to
downsample the signal to the desired sampling rate. During
decimation the level of the signal can be adjusted digitally
for optimal gain matching between the two input channels.
Any undesired DC component can be removed by a
configurable DCremoval filter that is part of the
decimation circuitry. The DC removal filter can be
configured for bypass or cutoff frequencies at 5, 10 and
20 Hz.
A builtin feature allows a sampling delay to be
configured between channel zero and channel one (or vice
versa). This is useful in beamforming applications.
Note: Both preamplifiers can be daisychained to increase
the potential gain, but the signal has to be routed externally
to the chip.
For power consumption savings either of the input
channels can be disabled via software. A different input
must be selected for each channel. The input stage is shown
in Figure 7.
Figure 7. Input Stage
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 3336-52 | IC PLL INTEGER-N 3GHZ 48-QFN |
| 5P49EE602NLGI | IC CLOCK GENERATOR 24QFN |
| 5P49EE801NDGI | IC CLOCK GENERATOR 28QFN |
| 74ABT16240ADGG,518 | IC INVERTER QUAD 4-INPUT 48TSSOP |
| 74ABT16244ADGG,518 | IC BUFF DVR TRI-ST 16BIT 48TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 0W912 | 制造商:Intel 功能描述:MBRD, SUPERMANIII, DELL |
| 0W9495 | 功能描述:電纜組件 DC POWER cbl RoHS:否 制造商:Molex 產(chǎn)品:Power Assemblies 類型:Cable Assembly 連接器端口 A:No Connector 連接器端口 A 管腳計數(shù):4 連接器端口 B:No Connector 連接器端口 B 管腳計數(shù): 型式:Male 線規(guī) - 美國線規(guī)（AWG）:20, 28 長度:0.305 m 顏色:Black, Red |
| 0WCGA-002-XTP | 制造商:AppliedMicro 功能描述: |
| 0WCHY117 | 制造商:The Cherry Corporation 功能描述: |
| 0WCHY403 | 制造商:The Cherry Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。