參數(shù)資料
型號(hào)： 0W888-002-XTP
廠商： ON Semiconductor
文件頁數(shù)： 11/30頁
文件大?。?/td> 0K
描述： DSP BELASIGNA 250 AUDIO 64LFBGA
標(biāo)準(zhǔn)包裝： 1,500
系列： BelaSigna® 250
類型： 音頻處理器
應(yīng)用： 便攜式設(shè)備
安裝類型： 表面貼裝
封裝/外殼： 64-LFBGA
供應(yīng)商設(shè)備封裝： 64-LFBGA（7x7）
包裝： 帶卷 (TR)
BELASIGNA 250
http://onsemi.com
19
Memory Maps
Complete memory maps for BELASIGNA 250 are shown in Figure 6.
Figure 6. Memory Maps
P:0xFFFF
P:0x3FFF
P:0x3FF0
Interrupt Vectors
(16 x 16)
Program RAM
(12288 x 16)
P:0x1000
P Memory
P:0x03FF
P:0x0000
Program ROM
(1024 x 16)
Y Memory
X Memory
Y Data RAM
(4096 x 16)
Output FIFO
(384 x 16)
Smart Output FIFO
(384 x 16)
Digital Control Registers
(17 x 16)
Configuration Registers
(19 x 16)
Data Buffer
(17 x 16)
Control Register and
Y:0x4000
Y:0x4010
Y:0x403F
Y:0x404F
Y:0x8000
Y:0x8012
Y:0xFFFF
Y:0x1B7F
Y:0x1A00
Y:0x197F
Y:0x1800
Y:0x0FFF
Y:0x0000
Shifted by N_FFT
Access bits (17:2)
Access bits (16:1)
Access bits (15:0)
X:0x0000
X:0x0FFF
X Data RAM
(4096 x 16)
X:0x1000
X:0x10FF
Mirrored Temp. Memory
(256 x 18)
Mirrored Temp. Memory
(256 x 18)
Mirrored Temp. Memory
(256 x 18)
Mirrored Temp. Memory
(256 x 18)
Input FIFO
(384 x 16)
Smart Input FIFO
(384 x 16)
X:0xFFFF
Window
(192 x 16)
Gain
(256 x 16)
Microcode
(128 x 16)
ROM LUT
(128 x 16)
X:0x423F
X:0x4180
X:0x417F
X:0x4080
X:0x4000
X:0x407F
X:0x207F
X:0x2000
X:0x1B7F
X:0x1A00
X:0x197F
X:0x1800
X:0x13FF
X:0x1300
X:0x12FF
X:0x1200
X:0x11FF
X:0x1100
GeneralPurpose Timer
The generalpurpose timer is a 12bit countdown timer
with a 3bit prescaler that interrupts the RCore when it
reaches zero. It can operate in two modes, singleshot or
continuous. In singleshot mode, the timer counts down
only once and then generates an interrupt. It will then have
to be restarted from the RCore. In continuous mode, the
timer “wraps around” every time it hits zero and interrupts
are generated continuously. This unit is often useful in
scheduling tasks that are not part of the samplebased
signalprocessing scheme, such as checking a battery
voltage or reading the value of a volume control.
Watchdog Timer
The watchdog timer is a programmable hardware timer
that operates from the system clock and is used to ensure
system sanity. It is always active and must be periodically
acknowledged as a check that an application is still running.
Once the watchdog times out, it generates an interrupt. If left
to time out a second consecutive time without
acknowledgement, BELASIGNA 250 will fully reset itself.
Interrupts
The RCore has a single interrupt channel that serves 13
interrupt sources in a prioritized manner. The interrupt
controller also handles interrupt acknowledge flags. Every
interrupt source has its own interrupt vector. Furthermore,
the priority scheme of the interrupt sources can be modified.
Refer to Table 9 for a description of all interrupts.
相關(guān)PDF資料
PDF描述
3336-52 IC PLL INTEGER-N 3GHZ 48-QFN
5P49EE602NLGI IC CLOCK GENERATOR 24QFN
5P49EE801NDGI IC CLOCK GENERATOR 28QFN
74ABT16240ADGG,518 IC INVERTER QUAD 4-INPUT 48TSSOP
74ABT16244ADGG,518 IC BUFF DVR TRI-ST 16BIT 48TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
0W912 制造商:Intel 功能描述:MBRD, SUPERMANIII, DELL
0W9495 功能描述:電纜組件 DC POWER cbl RoHS:否 制造商:Molex 產(chǎn)品:Power Assemblies 類型:Cable Assembly 連接器端口 A:No Connector 連接器端口 A 管腳計(jì)數(shù):4 連接器端口 B:No Connector 連接器端口 B 管腳計(jì)數(shù): 型式:Male 線規(guī) - 美國線規(guī)（AWG）:20, 28 長度:0.305 m 顏色:Black, Red
0WCGA-002-XTP 制造商:AppliedMicro 功能描述:
0WCHY117 制造商:The Cherry Corporation 功能描述:
0WCHY403 制造商:The Cherry Corporation 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*