參數(shù)資料
型號(hào): μPD42S17805L
廠商: NEC Corp.
英文描述: 3.3V OPERATION 16 M-BIT DYNAMIC RAM 2M-WORD BY 8-BIT,EDO
中文描述: 3.3運(yùn)行16位動(dòng)態(tài)隨機(jī)存儲(chǔ)器2m-word8位,江戶
文件頁數(shù): 12/36頁
文件大小: 307K
代理商: ΜPD42S17805L
μ
PD42S17805L, 4217805L
12
Write Cycle
Parameter
Symbol
t
RAC
= 50 ns
t
RAC
= 60 ns
t
RAC
= 70 ns
Unit
Notes
MIN.
MAX.
MIN.
MAX.
MIN.
MAX.
WE hold time referenced to CAS
t
WCH
7
10
10
ns
1
WE pulse width
t
WP
8
10
10
ns
1
WE lead time referenced to RAS
t
RWL
10
10
12
ns
WE lead time referenced to CAS
t
CWL
8
10
12
ns
WE setup time
t
WCS
0
0
0
ns
2
OE hold time
t
OEH
0
0
0
ns
Data-in setup time
t
DS
0
0
0
ns
3
Data-in hold time
t
DH
7
10
10
ns
3
Notes 1.
t
WP (MIN.)
is applied to late write cycles or read modify write cycles. In early write cycles, t
WCH (MIN.)
should
be met.
2.
If t
WCS
t
WCS (MIN.)
, the cycle is an early write cycle and the data out will remain Hi-Z through the entire
cycle.
3.
t
DS (MIN.)
and t
DH (MIN.)
are referenced to the CAS falling edge in early write cycles. In late write cycles and
read modify write cycles, they are referenced to the WE falling edge.
Read Modify Write Cycle
Parameter
Symbol
t
RAC
= 50 ns
t
RAC
= 60 ns
t
RAC
= 70 ns
Unit
Notes
MIN.
MAX.
MIN.
MAX.
MIN.
MAX.
Read modify write cycle time
t
RWC
107
133
157
ns
RAS to WE delay time
t
RWD
64
77
89
ns
1
CAS to WE delay time
t
CWD
27
32
37
ns
1
Column address to WE delay time
t
AWD
39
47
54
ns
1
Note 1.
If t
WCS
t
WCS (MIN.)
, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
If t
RWD
t
RWD (MIN.)
, t
CWD
t
CWD (MIN.)
, t
AWD
t
AWD (MIN.)
and t
CPWD
t
CPWD (MIN.)
, the cycle is a read modify write
cycle and the data out will contain data read from the selected cell. If neither of the above conditions is
met, the state of the data out is indeterminate.
相關(guān)PDF資料
PDF描述
μPD4218165L 16M- bit CMOS dynamic RAMs(16M CMOS 動(dòng)態(tài)RAM)
μPD42S18165L 16M-bit CMOS dynamic RAMs(16M位CMOS 動(dòng)態(tài)RAM)
μPD4218165 16M- bit CMOS dynamic RAMs(16M CMOS 動(dòng)態(tài)RAM)
μPD42S18165 16M- bit CMOS dynamic RAMs(16M CMOS 動(dòng)態(tài)RAM)
μPD42280 2 M-Bit Field Buffer(2M位現(xiàn)場(chǎng)緩存)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PD430 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
PD4306 制造商:POWEREX 制造商全稱:Powerex Power Semiconductors 功能描述:POW-R-BLOK Dual SCR Isolated Module (600 Amperes / Up to 2400 Volts)
PD430607 功能描述:SCR MOD ISO DUAL 600V 700A RoHS:是 類別:半導(dǎo)體模塊 >> SCR 系列:- 其它有關(guān)文件:SCR Module Selection Guide 標(biāo)準(zhǔn)包裝:10 系列:- 結(jié)構(gòu):串聯(lián) - SCR/二極管 SCR 數(shù)目,二極管:1 SCR,1 個(gè)二極管 電壓 - 斷路:1600V 電流 - 柵極觸發(fā)電流 (Igt)(最大):150mA 電流 - 導(dǎo)通狀態(tài) (It (AV))(最大):95A 電流 - 導(dǎo)通狀態(tài) (It (RMS))(最大):210A 電流 - 非重復(fù)電涌,50、60Hz (Itsm):1785A,1870A 電流 - 維持(Ih):250mA 安裝類型:底座安裝 封裝/外殼:ADD-A-PAK(3 + 2) 包裝:散裝 其它名稱:*IRKL92/16AIRKL92/16IRKL92/16-ND
PD4307 制造商:POWEREX 制造商全稱:Powerex Power Semiconductors 功能描述:POW-R-BLOK Dual SCR Isolated Module (700 Amperes / Up to 1800 Volts)
PD430807 功能描述:SCR MOD ISO DUAL 800V 700A RoHS:是 類別:半導(dǎo)體模塊 >> SCR 系列:- 其它有關(guān)文件:SCR Module Selection Guide 標(biāo)準(zhǔn)包裝:10 系列:- 結(jié)構(gòu):串聯(lián) - SCR/二極管 SCR 數(shù)目,二極管:1 SCR,1 個(gè)二極管 電壓 - 斷路:1600V 電流 - 柵極觸發(fā)電流 (Igt)(最大):150mA 電流 - 導(dǎo)通狀態(tài) (It (AV))(最大):95A 電流 - 導(dǎo)通狀態(tài) (It (RMS))(最大):210A 電流 - 非重復(fù)電涌,50、60Hz (Itsm):1785A,1870A 電流 - 維持(Ih):250mA 安裝類型:底座安裝 封裝/外殼:ADD-A-PAK(3 + 2) 包裝:散裝 其它名稱:*IRKL92/16AIRKL92/16IRKL92/16-ND