- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384065 > μPD4264805 (NEC Corp.) 8,388,608 Words by 8 Bits CMOS dynamic RAMs(64M 動態(tài)RAM) PDF資料下載
參數(shù)資料
| 型號： | μPD4264805 |
| 廠商： | NEC Corp. |
| 英文描述： | 8,388,608 Words by 8 Bits CMOS dynamic RAMs(64M 動態(tài)RAM) |
| 中文描述： | 8388608字8位的CMOS（6400動態(tài)RAM動態(tài)存儲器） |
| 文件頁數(shù)： | 14/36頁 |
| 文件大?。?/td> | 226K |
| 代理商： | ΜPD4264805 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
μ
PD4264805, 42S65805, 4265805
14
Hyper Page Mode (EDO)
Parameter
Symbol
t
RAC
= 50 ns
t
RAC
= 60 ns
Unit
Notes
MIN.
MAX.
MIN.
MAX.
Read / Write cycle time
t
HPC
20
–
25
–
ns
1
RAS pulse width
t
RASP
50
125,000
60
125,000
ns
CAS pulse width
t
HCAS
8
10,000
10
10,000
ns
CAS precharge time
t
CP
7
–
10
–
ns
Access time from CAS precharge
t
ACP
–
30
–
35
ns
CAS precharge to WE delay time
t
CPWD
41
–
52
–
ns
2
RAS hold time from CAS precharge
t
RHCP
30
–
35
–
ns
Read modify write cycle time
t
HPRWC
52
–
66
–
ns
Data output hold time
t
DHC
5
–
5
–
ns
OE to CAS hold time
t
OCH
5
–
5
–
ns
3
OE precharge time
t
OEP
5
–
5
–
ns
Output buffer turn-off delay from WE
t
WEZ
0
10
0
13
ns
4, 5
WE pulse width
t
WPZ
7
–
10
–
ns
5
Output buffer turn-off delay from RAS
t
OFR
0
10
0
13
ns
4, 5
Output buffer turn-off delay from CAS
t
OFC
0
10
0
13
ns
4, 5
Notes 1.
t
HPC (MIN.)
is applied to CAS access.
2.
If t
WCS
≥
t
WCS (MIN.)
, the cycle is an early write cycle and the data out will remain Hi-Z through the entire
cycle. If t
RWD
≥
t
RWD (MIN.)
, t
CWD
≥
t
CWD (MIN.)
, t
AWD
≥
t
AWD (MIN.)
and t
CPWD
≥
t
CPWD (MIN.)
, the cycle is a read modify
write cycle and the data out will contain data read from the selected cell. If neither of the above conditions
is met, the state of the data out is indeterminate.
3.
WE: inactive (in read cycle)
CAS: inactive, OE: active ······ t
CHO
is effective.
CAS, OE: active ······ t
OCH
is effective.
4.
t
OFC (MAX.)
, t
OFR (MAX.)
and t
WEZ (MAX.)
define the time when the output achieves the conditions of Hi-Z and is
not referenced to V
OH
or V
OL
.
5.
To make I/Os to Hi-Z in read cycle, it is necessary to control RAS, CAS, WE, OE as follows. The effective
specification depends on state of each signal.
(1)
Both RAS and CAS are inactive (at the end of the read cycle)
WE: inactive, OE: active
t
OFC
is effective when RAS is inactivated before CAS is inactivated.
t
OFR
is effective when CAS is inactivated before RAS is inactivated.
The slower of t
OFC
and t
OFR
becomes effective.
(2)
Both RAS and CAS are active or either RAS or CAS is active (in read cycle)
WE, OE: inactive ······ t
OEZ
is effective.
Both RAS and CAS are inactive or RAS is active and CAS is inactive (at the end of read cycle)
WE, OE: active and either t
RRH
or t
RCH
must be met ······ t
WEZ
and t
WPZ
are effective.
The faster of t
OEZ
and t
WEZ
becomes effective.
The faster of (1) and (2) becomes effective.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| μPD4265805 | 8,388,608 Words by 8 Bits CMOS dynamic RAMs(64M 動態(tài)RAM) |
| μPD431009 | 1M-Bit CMOS Fast Static RAM(1M位CMOS 快速靜態(tài)) |
| μPD431232AL | 1M CMOS synchronous Fast static RAM(1M 位CMOS 同步快速靜態(tài)RAM) |
| μPD431532L | 1M-Bit CMOS Synchronous Fast SRAM(1M CMOS同步快速靜態(tài)RAM) |
| μPD431536L | 1M-Bit CMOS Synchronous Fast Static RAM(1M CMOS 同步快速靜態(tài)RAM) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PD42-CAMG13 | 制造商:P-TEC 制造商全稱:P-tec Corporation 功能描述:Three Digit 7 Segment 0.56” Display |
| PD42-CAMO12 | 制造商:P-TEC 制造商全稱:P-tec Corporation 功能描述:Three Digit 7 Segment 0.56” Display |
| PD42-CAMR21 | 制造商:P-TEC 制造商全稱:P-tec Corporation 功能描述:Three Digit 7 Segment 0.56” Display |
| PD42-CAMR24 | 制造商:P-TEC 制造商全稱:P-tec Corporation 功能描述:Three Digit 7 Segment 0.56” Display |
| PD42-CAMY01 | 制造商:P-TEC 制造商全稱:P-tec Corporation 功能描述:Three Digit 7 Segment 0.56” Display |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。