參數資料
型號: μPD4264400
廠商: NEC Corp.
英文描述: 64 M-Bit Dynamic RAM(64M 動態(tài)RAM)
中文描述: 64 m位動態(tài)隨機存儲器(RAM的6400動態(tài))
文件頁數: 10/28頁
文件大?。?/td> 256K
代理商: ΜPD4264400
μ
PD4264400, 4265400
10
Notes 1.
For read cycles, access time is defined as follows:
Input conditions
Access time
Access time from RAS
t
RAD
t
RAD (MAX.)
and t
RCD
t
RCD (MAX.)
t
RAC (MAX.)
t
RAC (MAX.)
t
RAD
> t
RAD (MAX.)
and t
RCD
t
RCD (MAX.)
t
AA (MAX.)
t
RAD
+ t
AA (MAX.)
t
RCD
> t
RCD (MAX.)
t
CAC (MAX.)
t
RCD
+ t
CAC (MAX.)
t
RAD (MAX.)
and t
RCD (MAX.)
are specified as reference points only ; they are not restrictive operating parameters.
They are used to determine which access time (t
RAC
, t
AA
or t
CAC
) is to be used for finding out when data
will be available. Therefore, the input conditions t
RAD
t
RAD (MAX.)
and t
RCD
t
RCD (MAX.)
will not cause any
operation problems.
2.
t
CRP (MIN.)
requirement is applied to RAS, CAS cycles.
Read Cycle
Parameter
Symbol
t
RAC
= 50 ns
t
RAC
= 60 ns
Unit
Notes
MIN.
MAX.
MIN.
MAX.
Access time from RAS
t
RAC
50
60
ns
1
Access time from CAS
t
CAC
13
15
ns
1
Access time from column address
t
AA
25
30
ns
1
Access time from OE
t
OEA
13
15
ns
Column address lead time referenced to RAS
t
RAL
25
30
ns
Read command setup time
t
RCS
0
0
ns
Read command hold time referenced to RAS
t
RRH
0
0
ns
2
Read command hold time referenced to CAS
t
RCH
0
0
ns
2
Output buffer turn-off delay time from OE
t
OEZ
0
10
0
13
ns
3
Output buffer turn-off delay time from CAS
t
OFF
0
10
0
13
ns
3
Notes 1.
For read cycles, access time is defined as follows:
Input conditions
Access time
Access time from RAS
t
RAD
t
RAD (MAX.)
and t
RCD
t
RCD (MAX.)
t
RAC (MAX.)
t
RAC (MAX.)
t
RAD
> t
RAD (MAX.)
and t
RCD
t
RCD (MAX.)
t
AA (MAX.)
t
RAD
+ t
AA (MAX.)
t
RCD
> t
RCD (MAX.)
t
CAC (MAX.)
t
RCD
+ t
CAC (MAX.)
t
RAD (MAX.)
and t
RCD (MAX.)
are specified as reference points only; they are not restrictive operating parameters.
They are used to determine which access time (t
RAC
, t
AA
or t
CAC
) is to be used for finding out when output
data will be available. Therefore, the input conditions t
RAD
t
RAD (MAX.)
and t
RCD
t
RCD (MAX.)
will not cause
any operation problems.
2.
Either t
RCH (MIN.)
or t
RRH (MIN.)
should be met in read cycles.
3.
t
OFF (MAX.)
and t
OEZ(MAX.)
define the time when the output achieves the condition of Hi-Z and is not referenced
to V
OH
or V
OL
.
相關PDF資料
PDF描述
μPD4265400 64 M-Bit Dynamic RAM(64M 動態(tài)RAM)
μPD4264800 64 M-Bit Dynamic RAM(64M 動態(tài)RAM)
μPD4265800 64 M-Bit Dynamic RAM(64M 動態(tài)RAM)
μPD4265165 64 M-Bit Dynamic Ram(64M 動態(tài)存儲器)
μPD42S65165 64 M-Bit Dynamic Ram(64M 動態(tài)存儲器)
相關代理商/技術參數
參數描述
PD42-CAMG13 制造商:P-TEC 制造商全稱:P-tec Corporation 功能描述:Three Digit 7 Segment 0.56” Display
PD42-CAMO12 制造商:P-TEC 制造商全稱:P-tec Corporation 功能描述:Three Digit 7 Segment 0.56” Display
PD42-CAMR21 制造商:P-TEC 制造商全稱:P-tec Corporation 功能描述:Three Digit 7 Segment 0.56” Display
PD42-CAMR24 制造商:P-TEC 制造商全稱:P-tec Corporation 功能描述:Three Digit 7 Segment 0.56” Display
PD42-CAMY01 制造商:P-TEC 制造商全稱:P-tec Corporation 功能描述:Three Digit 7 Segment 0.56” Display