- 您現(xiàn)在的位置：買賣IC網 > PDF目錄10562 > XRT83VSH28IB-F (Exar Corporation)IC LIU SH E1 OCTAL 225BGA PDF資料下載
參數資料
| 型號： | XRT83VSH28IB-F |
| 廠商： | Exar Corporation |
| 文件頁數： | 20/75頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC LIU SH E1 OCTAL 225BGA |
| 標準包裝： | 84 |
| 類型： | 線路接口裝置（LIU） |
| 驅動器/接收器數： | 8/8 |
| 規(guī)程： | T1，E1，J1 |
| 電源電壓： | 3.14 V ~ 3.47 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 225-BGA |
| 供應商設備封裝： | 225-BGA（19x19） |
| 包裝： | 托盤 |
| 其它名稱： | 1016-1482 XRT83VSH28IB-F-ND |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁
XRT83VSH28
24
REV. 2.0.0
8-CHANNEL E1 SHORT-HAUL LINE INTERFACE UNIT
2.2.3.1
RLOS (Receiver Loss of Signal)
The XRT83VSH28 supports both G.775 or ETSI-300-233 RLOS detection scheme.
In G.775 mode, RLOS is declared when the received signal is less than 375mV for 32 consecutive pulse
periods (typical). The device clears RLOS when the receive signal achieves 12.5% ones density with no more
than 15 consecutive zeros in a 32 bit sliding window and the signal level exceeds 425mV (typical).
In ETSI-300-233 mode the device declares RLOS when the input level drops below 375mV (typical) for more
than 2048 pulse periods (1msec).
The device exits RLOS when the input signal exceeds 425mV (typical) and has transitions for more than 32
pulse periods with 12.5% ones density with no more than 15 consecutive zero’s in a 32 bit sliding window.
ETSI-300-233 RLOS detection method is only available in Host mode.
2.2.3.2
EXLOS (Extended Loss of Signal)
By enabling the extended loss of signal by programming the appropriate channel register, the digital RLOS is
extended to count 4,096 consecutive zeros before declaring RLOS. By default, EXLOS is disabled and RLOS
operates in normal mode.
2.2.3.3
AIS (Alarm Indication Signal)
The XRT83VSH28 adheres to the ITU-T G.775 specification for an all ones pattern. The AIS is set to "1" if the
incoming signal has 2 or less zeros in a 512-bit window. AIS will clear when the incoming signal has 3 or more
zeros in the 512-bit window.
2.2.3.4
FLSD (FIFO Limit Status Detection)
The purpose of the FIFO limit status is to indicate when the Read and Write FIFO pointers are within a pre-
determined range (over-flow or under-flow indication). The FLSD is set to "1" if the FIFO Read and Write
Pointers are within ±3-Bits.
2.2.3.5
LCVD (Line Code Violation Detection)
The LIU contains 8 independent, 16-bit LCV counters.
When the counters reach full-scale, they remain
saturated at FFFFh until they are reset globally or on a per channel basis. For performance monitoring, the
counters can be updated globally or on a per channel basis to place the contents of the counters into holding
registers. The LIU uses an indirect address bus to access a counter for a given channel. Once the contents of
the counters have been placed in holding registers, they can be individually read out 8-bits at a time according
to the BYTEsel bit in the appropriate global register. By default, the LSB is placed in the holding register until
the BYTEsel is pulled "High" where upon the MSB will be placed in the holding register for read back. Once
both bytes have been read, the next channel may be selected for read back.
By default, the LVC/OFD will be set to a "1" if the receiver is currently detecting line code violations or
excessive zeros for HDB3. In AMI mode, the LCVD will be set to a "1" if the receiver is currently detecting
bipolar violations or excessive zeros. However, if the LIU is configured to monitor the 16-bit LCV counter by
programming the appropriate global register, the LCV/OFD will be set to a "1" if the counter saturates.
2.3
Receive Jitter Attenuator
The receive path has a dedicated jitter attenuator that reduces phase and frequency jitter in the recovered
clock. The jitter attenuator uses a data FIFO (First In First Out) with a programmable depth of 32-bit or 64-bit.
If the LIU is used for line synchronization (loop timing systems), the JA should be enabled. When the Read and
Write pointers of the FIFO are within 2-Bits of over-flowing or under-flowing, the bandwidth of the jitter
attenuator is widened to track the short term input jitter, thereby avoiding data corruption. When this condition
occurs, the jitter attenuator will not attenuate input jitter until the Read/Write pointer’s position is outside the 2-
Bit window. The bandwidth is programmable to either 10Hz or 1.5Hz (1.5Hz automatically selects the 64-Bit
FIFO depth). The JA has a clock delay equal to of the FIFO bit depth.
NOTE: If the LIU is used in a multiplexer/mapper application where stuffing bits are typically removed, the transmit path has
a dedicated jitter attenuator to smooth out the gapped clock. See the Transmit Section of this datasheet.
相關PDF資料 |
PDF描述 |
|---|---|
| MS3102R20-18S | CONN RCPT 9POS BOX MNT W/SCKT |
| MAX1031BETI+ | IC ADC 10-BIT 300KSPS 28-TQFN-EP |
| VI-J1Z-MW-F4 | CONVERTER MOD DC/DC 2V 40W |
| LTC2846CG#PBF | IC TXRX 3.3V MULTIPROTCOL 36SSOP |
| VE-2TH-IW-F4 | CONVERTER MOD DC/DC 52V 100W |
相關代理商/技術參數 |
參數描述 |
|---|---|
| XRT83VSH28IB-F | 制造商:Exar Corporation 功能描述:T1/E1 LIU IC |
| XRT83VSH314 | 制造商:EXAR 制造商全稱:EXAR 功能描述:14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT |
| XRT83VSH314ES | 功能描述:外圍驅動器與原件 - PCI 14 CHT1/E1LIUSH LOW COST VERSION RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| XRT83VSH314IB | 功能描述:接口 - 專用 14 CH, SH T1/E1 1.8V DGTL/3.3V ANLG RoHS:否 制造商:Texas Instruments 產品類型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:BGA-59 |
| XRT83VSH314IB-F | 功能描述:外圍驅動器與原件 - PCI 14 Channel Short-Haul RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。