- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376462 > XRT79L73 (Exar Corporation) 3 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC PDF資料下載
參數(shù)資料
| 型號： | XRT79L73 |
| 廠商： | Exar Corporation |
| 英文描述： | 3 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC |
| 中文描述： | 3 -通道DS3/E3自動柜員機(jī)用戶到網(wǎng)絡(luò)接口/ Combo IC對購買力平價 |
| 文件頁數(shù)： | 20/71頁 |
| 文件大?。?/td> | 495K |
| 代理商： | XRT79L73 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁
XRT79L73
REV. P1.0.0
PRELIMINARY
3 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
t
18
C7
TxUPrty/
TxPPrty
I
Transmit UTOPIA Data Bus - Parity Input/Transmit POS-PHY Interface - Par-
ity Input:
The function of this input pin depends upon whether the XRT79L73 has been
configured to operate in the ATM UNI or PPP Mode.
ATM UNI Mode - TxUPrty:
The ATM Layer processor will apply the parity value of the byte or word which is
being applied to the Transmit UTOPIA Data Bus (e.g., TxUData[7:0] or TxU-
Data[15:0]) inputs of the XRT79L73, respectively.
N
OTE
:
This parity value should be computed based upon the odd-parity of the
data applied at the Transmit UTOPIA Data Bus.
The Transmit UTOPIA Interface block within the XRT79L73 will independently
compute an odd-parity value of each byte (or word) that it receives from the ATM
Layer processor and will compare it with the logic level of this input pin.
PPP Mode - TxPPrty:
The Link Layer Processor will apply the parity value of the byte or word which is
being applied to the Transmit POS-PHY Data Bus (e.g., TxPData[7:0] or TxP-
Data[15:0]) inputs of the XRT79L73, respectively.
N
OTE
:
This parity value should be computed based upon the odd-parity of the
data applied to the Transmit POS-PHY Data Bus. The Transmit POS-
PHY Interface block within the XRT79L73 will independently compute an
odd-parity value of each byte (or word) that it receives from the Link
Layer processor and will compare it will the logic level of this input pin.
This input pin is only active if the user has configured the XRT79L73
device to operate in either the ATM UNI or the PPP Mode. The user
should tie this input pin to GND if he/she intends to operate the
XRT79L73 device in either the Clear-Channel Framer or High-Speed
HDLC Controller Modes.
D7
TxUEN/
TxPEN
I
Transmit UTOPIA Interface Block - Write Enable/Transmit POS-PHY Inter-
face - Write Enable:
The exact function of this input pin depends upon whether the XRT79L73 device
has been configured to operate in the ATM UNI or PPP Mode.
ATM UNI Mode Operation - TxUENB* - Transmit UTOPIA Interface - Write
Enable Input pin:
This active-low signal, from the ATM Layer processor enables the data on the
Transmit UTOPIA Data Bus to be latched and written into the TxFIFO on the ris-
ing edge of TxUClk. When this signal is asserted (e.g., pulled to a logic "LOW"
level), then the contents of the byte or word that is present, on the Transmit UTO-
PIA Data Bus (TxUData[15:0]), will be latched into the Transmit UTOPIA Inter-
face block, on the rising edge of TxUClk. When this signal is negated, then the
Transmit UTOPIA Data bus inputs will be tri-stated.
PPP Mode Operation - TxPENB*
This active-low signal, from the Link Layer processor enables the data on the
Transmit POS-PHY Data Bus to latched and be written into the TxFIFO on the
rising edge of TxPClk. When this signal is asserted (e.g., pulled to a logic "LOW"
level), then the contents of the byte or word that is present, on the Transmit POS-
PHY Data Bus (TxPData[15:0]), will be latched into the Transmit POS-PHY Inter-
face block, on the rising edge of TxPClk.When this signal is negated, then the
Transmit POS-PHY Data bus inputs will be tri-stated.
N
OTE
:
This input pin is only active if the XRT79L73 device has been configured
to operate in the ATM UNI or PPP Mode. The user should tie this input
pin to GND if he/she intends to operate the XRT79L73 device in either
the Clear-Channel Framer or High-Speed HDLC Controller Mode.
P
IN
#
N
AME
TYPE
D
ESCRIPTION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRT79L73IB | 3 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC |
| XRT79L74 | 4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC |
| XRT79L74IB | 4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC |
| XRT8000ID | Clock Synchronizer/Adapter for Communications |
| XRT8000 | Clock Synchronizer/Adapter for Communications(用于通訊的時鐘同步設(shè)備/調(diào)整器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT79L73IB | 制造商:EXAR 制造商全稱:EXAR 功能描述:3 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC |
| XRT79L74 | 制造商:EXAR 制造商全稱:EXAR 功能描述:4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC |
| XRT79L74IB | 制造商:EXAR 制造商全稱:EXAR 功能描述:4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC |
| XRT8000 | 制造商:EXAR 制造商全稱:EXAR 功能描述:Clock Synchronizer/Adapter for Communications |
| XRT8000_06 | 制造商:EXAR 制造商全稱:EXAR 功能描述:Clock Synchronizer/Adapter for Communications |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。