參數(shù)資料
型號(hào)： XRT75L00D
廠(chǎng)商： Exar Corporation
英文描述： E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER
中文描述： E3/DS3/STS-1線(xiàn)路接口單元與SONET DESYNCHRONIZER
文件頁(yè)數(shù)： 41/92頁(yè)
文件大?。?/td> 894K
代理商： XRT75L00D
XRT75L00D
REV. 1.0.2
E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER
36
7.0
SERIAL HOST INTERFACE:
A flexible serial microprocessor interface is incorporated in the XRT75L00D. The interface is generic and is
designed to support the common microprocessors/microcontrollers. The XRT75L00D operates in Host mode
when the HOST/HW
pin is tied “High”. The serial interface includes a serial clock (SClk), serial data input
(SDI), serial data output (SDO), chip select (CS) and interrupt output (INT). The serial interface timing is shown
in Figure 11.
The active low interrupt output signal (INT pin) indicates alarm conditions like LOS, DMO and FL to the
processor.
When the XRT75L00D is configured in Host mode, the following input pins,TxLEV, TAOS, RLB, LLB, E3, STS-
1/DS3, REQEN, JATx/Rx, JA0 and JA1 are disabled and must be connected to ground.
Table 14 below illustrates the functions of the shared pins in either Host mode or in Hardware mode.
N
OTE
:
While configured in Host mode, the TxON input pin will be active if the TxON bit in the control register is set to “1”,
and can be used to turn on and off the transmit output drivers. This permits a system designed for redundancy to
quickly switch out a defective line card and switch-in the backup line card.
T
ABLE
14: F
UNCTIONS
OF
SHARED
PINS
P
IN
N
UMBER
I
N
H
OST
M
ODE
I
N
H
ARDWARE
M
ODE
24
CS
RxClkINV
26
SClk
TxClkINV
25
SDI
RxON
27
SDO
RxMON
28
INT
LOSMUT
T
ABLE
15: R
EGISTER
M
AP
AND
B
IT
N
AMES
A
DDRESS
(H
EX
)
P
ARAMETER
N
AME
D
ATA
B
ITS
7
6
5
4
3
2
1
0
0x00
APS/Redundancy
(read/write)
Reserved Reserved
Reserved
RxON
Reserved Reserved Reserved
TxON
0x01
Interrupt Enable
(read/write)
Reserved
CNT_SATIE
PRBSIE
FLIE
RLOLIE
RLOSIE
DMOIE
0x02
Interrupt Status
(reset on read)
Reserved
CNT_SATIS
PRBSIS
FLIS
RLOLIS
RLOSIS
DMOIS
0x03
Alarm Status
(read only)
Reserved
PRBSLS
DLOS
ALOS
FL
RLOL
RLOS
DMO
0x04
Transmit Control
(read/write)
Reserved
TxMON
INSPRBS Reserved
TAOS
TxClkINV
TxLEV
0x05
Receive Control
(read/write)
Reserved
DLOSDIS
ALOSDIS RxClkINV LOSMUT
RxMON
REQEN
0x06
Block Control
(read/write)
Reserved
PRBSEN
RLB
LLB
E3
STS1/
DS3
SR/DR
0x07
Jitter Attenuator
(read/write)
Reserved
DFLCK
PNTRST
JA1
JATx/Rx
JA0
相關(guān)PDF資料
PDF描述
XRT75L00DIV E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER
XRT75L02 TWO CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER
XRT75L02IV TWO CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER
XRT75L03D THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER
XRT75L04D FOUR CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRT75L00DES 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 LIU+DESYNCH 3.3V LIU+DESYNCH 3.3V RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
XRT75L00DIV 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 3.3V 1 CH E3/DS3/STS W/SONET DE-SYNCH RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
XRT75L00DIV-F 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 1-Ch DS3, E3, SONET RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
XRT75L00DIVTR 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 3.3V 1 CH E3/DS3/STS W/SONET DE-SYNCH RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
XRT75L00DIVTR-F 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 3.3V 1 CH E3/DS3/STS W/SONET DE-SYNCH RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*