- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9998 > XRT73LC00AIVTR (Exar Corporation)IC LIU STS1/DS3/E3 SGL 44TQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | XRT73LC00AIVTR |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 25/61頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC LIU STS1/DS3/E3 SGL 44TQFP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 類型： | 線路接口裝置（LIU） |
| 驅(qū)動(dòng)器/接收器數(shù)： | 1/1 |
| 規(guī)程： | DS3，E3，STS-1 |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-LQFP |
| 供應(yīng)商設(shè)備封裝： | 44-TQFP（10x10） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
XRT73LC00A
28
REV. 1.0.2
E3/DS3/STS-1 LINE INTERFACE UNIT
If the XRT73LC00A is operating in the HOST Mode.
To enable the HDB3/B3ZS Encoder, set the ENDECDIS bit-field in Command Register (CR2) to “0”.
To disable the HDB3/B3ZS Encoder, set the ENDECDIS bit-field in Command Register (CR2) to “1”.
If either of these two methods is employed to disable the HDB3/B3ZS Encoder, the LIU transmits the data onto
the line as it is received via the TPDATA and TNDATA input pins.
2.4
The Transmit Pulse Shaper Circuitry
The Transmit Pulse Shaper Circuitry consists of a Transmit Line Build-Out circuit which can be enabled or
disabled by setting the TXLEV input pin or bit-field to “High” or “Low”. The purpose of the Transmit Line Build-
Out circuit is to permit configuring of the XRT73LC00A to transmit an output pulse which is compliant to either
of the following Bellcore pulse template requirements when measured at the Digital Cross Connect System.
Each of these Bellcore specifications further state that the cable length between the Transmit Output and the
Digital Cross Connect system can range anywhere from 0 to 450 feet.
The Isolated DSX-3 Pulse Template Requirement per Bellcore GR-499-CORE is illustrated in Figure 7.
The Isolated STSX-1 Pulse Template Requirement per Bellcore GR-253-CORE is illustrated in Figure 8.
2.4.1
Enabling the Transmit Line Build-Out Circuit
If the Transmit Line Build-Out Circuit is enabled, the XRT73LC00A outputs shaped pulses onto the line via the
TTIP and TRING output pins.
Do the following to enable the Transmit Line Build-Out circuit in the XRT73LC00A:
If the XRT73LC00A is operating in the Hardware Mode, set theTXLEV input pin (pin 1) to “Low”
If the XRT73LC00A is operating in the HOST Mode, set the TXLEV bit-field to “0” as illustrated below.
COMMAND REGISTER CR2 (ADDRESS = 0X02)
D4
D3
D2
D1
D0
Reserved ENDECDIS ALOSDIS DLOSDIS REQDIS
X
0
X
COMMAND REGISTER CR1 (ADDRESS = 0X01)
D4
D3
D2
D1
D0
TXOFF
TAOS
TXCLKINV
TXLEV
TXBIN
0
X
0
X
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT72V3641L15PFG8 | IC SYNCFIFO 1024X36 15NS 120TQFP |
| IDT72V3641L15PF8 | IC SYNCFIFO 1024X36 15NS 120TQFP |
| VI-B61-IV-F2 | CONVERTER MOD DC/DC 12V 150W |
| VE-BNX-MY | CONVERTER MOD DC/DC 5.2V 50W |
| VI-B4Z-IV-B1 | CONVERTER MOD DC/DC 2V 60W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT73LC00AIVTR-F | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| XRT73LC00IV | 制造商:EXAR 制造商全稱:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT |
| XRT73LC03A | 制造商:EXAR 制造商全稱:EXAR 功能描述:3 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT |
| XRT73LC03A_08 | 制造商:EXAR 制造商全稱:EXAR 功能描述:3 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT |
| XRT73LC03AES | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。