
XRT72L53
THREE CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
á
PRELIMINARY
REV. P1.1.7
145
This Read-Only bit-field indicates the logic state of
the DMO output pin of the Framer. This input pin is in-
tended to be connected to the DMO output pin of the
XRT7300 DS3/E3/STS-1 LIU IC. If this bit-field con-
tains a logic “1”, then the DMO input pin is "High”.
The XRT7300 DS3/E3/STS-1 LIU IC will set this pin
"High” if the Transmit Driver Monitor circuitry (within
the XRT7300) has not detected any bipolar signals at
the MTIP and MRING inputs (of the XRT7300) within
the last 128 + 32 bit periods.
Conversely, if this bit-field is set to “0”, then the DMO
input pin is "Low”. The XRT7300 DS3/E3/STS-1 LIU
IC will set this pin "Low” if bipolar signals are being
detected at the MTIP and MRING input pins.
For more information on the use/purpose of the Drive
Monitor feature, within the XRT7300 LIU IC, please
see the XRT7300 DS3/E3/STS-1 LIU IC Data Sheet.
NOTE: If this customer is not using the XRT7300 DS3/E3/
STS-1 LIU IC, then this register bit-field and input pin can
be used for a variety of other purposes.
Bit 1 - RLOL - Receive Loss of Lock
This Read-Only bit-field indicates the logic state of
the RLOL input pin of the Framer. This input pin is in-
tended to be connected to the RLOL output pin of the
XRT7300 DS3/E3/STS-1 LIU IC. If this bit-field con-
tains a logic “1”, then the RLOL input pin is "High”.
The XRT7300 LIU IC will drive this pin "High” if the
clock recovery phase locked loop circuitry (within the
XRT7300) has lost lock with the incoming DS3 or E3
data-stream and is not properly recovering clock and
data.
Conversely, if this bit-field contains a logic “0”, then
the RLOL input pin is "Low”. The XRT7300 DS3/E3/
STS-1 LIU IC will hold this pin "Low” for as long as
this clock recovery phase-locked-loop circuit (within
the XRT7300) is properly locked onto the incoming
DS3 or E3 data stream and is properly recovering
clock and data from this data stream.
Bit 0 - RLOS- Receive Loss of Signal
This Read-Only bit-field indicates the logic state of
the RLOS input pin of the Framer. This input pin is in-
tended to be connected to the RLOS output pin of the
XRT7300 DS3/E3/STS-1 LIU IC. If this bit-field con-
tains a logic “1”, then the RLOS input pin is "High”.
The XRT7300 LIU IC will drive this signal "High” if it is
currently declaring an LOS (Loss of Signal) condition.
Conversely, if this bit-field contains a logic “0”, then
the RLOS input pin is "Low”. The XRT7300 LIU IC will
drive this signal "Low”, if it is NOT currently declaring
an LOS (Loss of Signal) condition.
For more information on the LOS Declaration/Clear-
ance criteria, used by the XRT7300, please see the
XRT7300 DS3/E3/STS-1 LIU IC Data Sheet.
NOTE: Asserting the RLOS input pin will cause the Framer
to generate a Change in LOS Condition interrupt and
declare an LOS (Loss of Signal) condition to the Micropro-
cessor/Microcontroller. Therefore, tit is not advisable to use
the RLOS input pin as a General Purpose Input pin.