PIN <" />
參數(shù)資料
型號(hào): XRT71D03IV-F
廠(chǎng)商: Exar Corporation
文件頁(yè)數(shù): 19/24頁(yè)
文件大小: 0K
描述: IC JITTER ATTENUATOR 3CH 64TQFP
標(biāo)準(zhǔn)包裝: 160
類(lèi)型: *
PLL:
輸入: 時(shí)鐘
輸出: 時(shí)鐘
電路數(shù): 1
比率 - 輸入:輸出: 3:2
差分 - 輸入:輸出: 無(wú)/無(wú)
頻率 - 最大: 44.736MHz
除法器/乘法器: 無(wú)/無(wú)
電源電壓: 3.135 V ~ 5.25 V
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 64-LQFP
供應(yīng)商設(shè)備封裝: 64-TQFP(10x10)
包裝: 托盤(pán)
XRT71D03
á
3 CHANNEL E3/DS3/STS-1 JITTER ATTENUATOR
REV. 1.2.0
3
PIN DESCRIPTIONS
PIN DESCRIPTION
PIN #NAME
TYPE
DESCRIPTION
1
AVDD
****
Analog Power Supply = 5V±5% or 3.3V±5%
2
GND
****
Digital Power Supply = 5V±5% or 3.3V±5%
3
RRCLK_0
O
Received Recovered Output (De-jittered) Clock - channel 0:
Output the de-jittered or smoothed clock if the jitter attenuator is enabled. The
de-jittered data, RRPOS/RRNEG are clocked to this signal.
If RRCLKES is “l(fā)ow”, RRPOS/RRNEG will be updated at the falling edge of
RRCLK.
If RRCLKES is “high”, RRPOS/RRNEG will be updated at the rising edge of
RRCLK.
4
RRPOS_0
O
Received Recovered Positive Data (De-Jittered) Output - channel
0:
De-jittered positive data output. Updated on the rising or falling edge of
RRCLK, depending upon the state of the RRCLKES input pin (or bit-field set-
ting).
5
RRNEG_0
O
Received Recovered Negative Data (De-Jittered) Output - channel
0:
De-jittered negative data output. Updated on the rising or falling edge of
RRCLK, depending upon the state of the RRCLKES input pin (or bit-field set-
ting).
6
RRCLKES
I
Received Recovered Clock Edge Select Input:
Hardware Mode:
1. When RRCLKES = “0”, then RRPOS and RRNEG are updated on the fall-
ing edge of RRCLK
2. When RRCLKES = “1”, then RRPOS and RRNEG are updated on the rising
edge of RRCLK
NOTE: This applies to all channels.
Host Mode
Connect this pin to GND when the 71D03 is configured in the Host Mode.
Internal 50 K Ohm pull-down resistor.
7
NC
No Connection
8
Rest
I
Reset Input. (Active-Low):
A high-low transition will re-center the internal FIFO, and will clear the Com-
mand Registers (for Host Mode operation). Resetting this pin may corrupt data
within the device.
For normal operation, pull this pin to VDD.
Internal 50 K Ohm pull-up resistor.
9
DS3/E3_1
I
DS3/E3 Select Input - channel 1:
This pin along with the STS-1 mode select pin selects the operating mode. The
following table provides the configuration:
STS-1
DS3/E3
XRT71D04 Operating Mode
0
DS3
(44.736 MHz)
0
1
E3 (34.368 MHz)
1
0
STS-1 (51.84 MHz)
1
E3 (34.368 MHz)
Internal 50 K Ohm pull-down resistor.
10
VDD
****
Digital Power Supply = 5V±5% or 3.3V±5%
相關(guān)PDF資料
PDF描述
XRT71D04IV IC JITTER ATTENUATOR 4CH 80TQFP
XRT8000IP-F IC WAN CLOCK E1/E1 DUAL 18PDIP
XRT8001IP-F IC WAN CLOCK E1/E1 DUAL 18PDIP
XRT8010IL-F IC CLK MULTIPLR LVDS 16QFN
XRT8020IL-F IC CLK MULTIPLR LVDS 16QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRT71D03IVTR-F 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
XRT71D04 制造商:EXAR 制造商全稱(chēng):EXAR 功能描述:4 CHANNEL E3/DS3/STS-1 JITTER ATTENUATOR, STS-1 TO DS3 DESYNCHRONIZER
XRT71D04ES 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 4CH T3/E3 JA w/T73LC04A RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
XRT71D04IV 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 4CH E3/DS3/STS1 JIT ATTEN DE-SYNCH RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
XRT71D04IVTR 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 4CH E3/DS3/STS1 JIT ATTEN DE-SYNCH RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel