Rev.1.01 XRD98L63 Reset Reject In the default state, the reset reject switches ( φ3) are always ON; they are not clocked. The reset pulse of" />
參數(shù)資料
型號: XRD98L63EVAL
廠商: Exar Corporation
文件頁數(shù): 18/41頁
文件大?。?/td> 0K
描述: EVAL BOARD FOR XRD98L63
標準包裝: 1
系列: *
25
Rev.1.01
XRD98L63
Reset Reject
In the default state, the reset reject switches (
φ3) are
always ON; they are not clocked. The reset pulse of
each pixel is transmitted to the first stage of the PGA.
Depending on the PGA gain and the actual voltage
level of the reset pulse, this could cause the first stage
of the PGA to rail. During the Black Level sampling, the
PGA should have enough time to recuperate, but as a
precaution, we have included the Reset Reject option.
When RSTreject = 1, the reset reject switches are
turned OFF at the end of the SPIX pulse and turned ON
again at the start of the SBLK pulse. This will effec-
tively reject the reset pulse and prevent it from railing
the PGA.
Figure 19. Pixel Rate Clock Timing with RSTreject=1
CCD Signal
SBLK
SPIX
ADCLK
Black Level
Video
Level
φ3
Reset Reject
Switches Turn OFF
相關(guān)PDF資料
PDF描述
1589449-6 STRIP CON
GBC43DCSH CONN EDGECARD 86POS DIP .100 SLD
EBM22DTKD-S288 CONN EDGECARD 44POS .156 EXTEND
1-1499687-4 AMPTRAC I/O 2MM CABLE 12POS 14FT
VI-25K-EY CONVERTER MOD DC/DC 40V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRD98L63ZEVAL 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 Eval Board (Solder) XRD98L63AIV RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
XRDAN27 制造商:EXAR 制造商全稱:EXAR 功能描述:Compensating for Zero Order Hold Effects
XRDAN28 制造商:EXAR 制造商全稱:EXAR 功能描述:Frequency Response Effects of Overampling and Averaging on A/D Output Data
XRDAN29 制造商:EXAR 制造商全稱:EXAR 功能描述:Criteria for Accurate Sampling of Analog Signals
XRDAN30 制造商:EXAR 制造商全稱:EXAR 功能描述:CMOS Current Output D/A Converter Design Concepts for Wide Bandwidth Applications