參數(shù)資料
型號(hào): XRD9816ACV
廠商: EXAR CORP
元件分類: 圖像傳感器
英文描述: 3-Channel 14/16-Bit Linear CCD/CIS Sensor Signal Processors
中文描述: IMAGE SENSOR-CCD, 0.40-4.20V, SQUARE, SURFACE MOUNT
封裝: 7 X 7 X 1.40 MM, TQFP-48
文件頁數(shù): 20/53頁
文件大小: 679K
代理商: XRD9816ACV
XRD9814/9816
20
Rev. 1.00
Maximum Capacitance (CDS Pixel Mode)
Limitation #1
Since the black level is clamped during each pixel
period the input bias current contributes an insignifi-
cant amount of droop during one pixel period. However,
pixel-pixel variations in the black level may appear as
errors . For a worst case gain of -10, 2V A/D FSR and
14-bit accuracy, one lsb of error corresponds to
12.5uV input-referred. Assuming 1mV of pixel-pixel
variation in the black level, the maximumcoupling
capacitor can be determined as a function of the
clamping period and internal clamp resistance.
where tpwb=clamp pulse width (BSAMP)
Rc=Clamp resistance
Rs=Signal source-resistance
For typical values of tpwb=65ns, Rc=100
, Rs=50
,
C
MAX
100pF.
Limitation #2
The maximum input capacitance may also be limited
by the time allowed to charge the input capacitor to the
difference between the black level and clamp levels.
The capacitor value can be related to the number of
clamp pulses allowed before the capacitor voltage
settles to within the desired accuracy.
where tpwb = clamp pulse width (BSAMP)
N
= number of pixels allowed to settle
Rc = clamp resistance
Rs = signal source-resistance
Vr = black level
Vc = XRD9814/9816 clamp voltage
V
ε
= error voltage
Assuming that Vr=5V, Vc=4V, V
ε
=12.5uV, Rc=100
,
Rs=50
, tpwb=65ns and N=10 the maximum allow-
able input capacitor is equal to 384pF. In this case the
input capacitance is limited by pixel-pixel changes in
the black level (first calculation).
Minimum Capacitance (CDS Pixel Mode)
The minimum coupling capacitance is limited by para-
sitic effects including pin and board capacitance. A
minimum value of 68pF is recommended.
Maximum Capacitance (CDS Line Mode)
Since the coupling capacitor is charged only at the
beginning of each line and not clamped at each pixel,
the pixel-pixel variation in the black level has no effect
on the capacitor size. The maximum size will be limited
by the number of clamp pulses, clamp pulse-width and
number of lines allowed to charge to a given accuracy.
where tpwb = clamp pulse width (BSAMP)
N
= number of pixels allowed to settle
Rc = clamp resistance
Rs = signal source-resistance
Vr = black level
Vc = XRD9814/9816 clamp voltage
V
ε
= error voltage
Assuming that Vr=5V, Vc=4V, Ve=12.5uV, Rc=100
,
Rs=500
, tpwb=65ns and N=10, the maximum allow-
able input capacitor is equal to 767pF.
If it is desired to settle within one line (L=1) for a given
capacitor value, the number of clamp pulses or the
clamp pulse-width must be increased using the above
equation.
(
)
C
tpwb
Rc
Rs
mV
V
max
ln
=
+
1
12.5
μ
(
)
C
tpwb N
Rc
Rs
Vr
Vc
ε
V
max
ln
=
+
(
)
C
N L tpwb
Rc
Rs
Vr
Vc
ε
V
max
ln
=
+
相關(guān)PDF資料
PDF描述
XRD9814 3-Channel 14-Bit Linear CCD/CIS Sensor Signal Processors(3通道14位線性CCD/CIS 傳感信號(hào)處理器)
XRD9815 ()
XRD9816B 3-Channel 14/16-Bit Linear CCD/CIS Sensor Signal Processors
XRD9814B 3-Channel 14/16-Bit Linear CCD/CIS Sensor Signal Processors
XRD9814BCV 3-Channel 14/16-Bit Linear CCD/CIS Sensor Signal Processors
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRD9816B 制造商:EXAR 制造商全稱:EXAR 功能描述:3-Channel 14/16-Bit Linear CCD/CIS Sensor Signal Processors
XRD9816BCV 制造商:EXAR 制造商全稱:EXAR 功能描述:3-Channel 14/16-Bit Linear CCD/CIS Sensor Signal Processors
XRD9816BCV-F 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
XRD9816EVAL 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 Eval Board for XRD9816BCV RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評(píng)估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
XRD9818 制造商:EXAR 制造商全稱:EXAR 功能描述:3-CHANNEL 16-BIT LINEAR CCD/CIS SENSOR SIGNAL PROCESSOR