- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376458 > XRD9814B (Exar Corporation) 3-Channel 14/16-Bit Linear CCD/CIS Sensor Signal Processors PDF資料下載
參數(shù)資料
| 型號： | XRD9814B |
| 廠商： | Exar Corporation |
| 英文描述： | 3-Channel 14/16-Bit Linear CCD/CIS Sensor Signal Processors |
| 中文描述： | 3通道14/16-Bit線陣CCD /獨聯(lián)體傳感器信號處理器 |
| 文件頁數(shù)： | 14/53頁 |
| 文件大小： | 736K |
| 代理商： | XRD9814B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
XRD9814B/9816B
14
Rev. 1.00
GENERAL DESCRIPTION
The XRD9814B/9816B contains all of the circuitry
required to create a complete 3-channel signal proces-
sor /digitizer for use in CCD/CIS imaging systems.
Each channel includes a correlated double sampler
(CDS), programmable gain amplifier (PGA) and chan-
nel offset adjustment. The input stage can also be
configured for use with inverting/non-inverting, AC or
DC coupled signals. In order to maximize flexibility, the
specific operating mode is programmable through two
configuration registers. In addition, the gain and offset
of each channel can be independently programmed
through separate gain and offset registers. Configura-
tion register data is loaded serially through a 3-pin
serial interface. Specific details for register writes are
detailed below. After signal conditioning the three PGA
outputs are digitized by a 14-bit/16-bit A/D converter.
Writing Registers Data
The XRD9814B/9816B utilizes eight 10-Bit registers to
store configuration, gain and offset information. Regis-
ter data is written through the 3-pin serial interface
consisting of SDI (serial data input), SCLK (serial shift
clock) and LOAD (positive edge write enable). A write
consists of pulling LOAD low, shifting in 3 bits of
address (MSB first) and 10 bits of data (MSB first).
Data is written on the rising edge of SCLK and the last
13 bits are latched. The timing for writing to registers
is shown in Figure 17 and 18.
When INSEL=0, SCLK, SDI, and LOAD pins are active
for serial programming.
When INSEL=1, SCLK and SDI pins are inactive, and
the serial programming is done through I/O pins DB12/
DB14 and DB13/DB15 while LOAD pin is low.
Configuration Register #1
The bit assignment and definition for this register is
detailed in the Configuration Register #1 Definition
Table (Table 2). The primary purpose of this register is
to configure the analog input blocks for CCD or S/H
operation.
Clamp Mode
The clamp mode setting determines the conditions
when the internal clamp is enabled (see Table 5). The
pixel and CCD line-clamp modes are used to DC-
restore AC coupled CCD input signals to the PGA
common-mode input voltage while using correlated
double sampling. S/H line mode should be used to DC-
restore AC coupled inputs which do not utilize corre-
lated double sampling and have only one control input
(VSAMP). No-clamp mode should be used for DC
coupled S/H inputs.
Pixel Mode (CCD with CDS)
The input clamp is active each pixel period with a
pulse-width determined by the Black- level Sampling
Input (BSAMP). The position of BSAMP can be opti-
mized to eliminate the effects of the CCD reset pulse.
Since the input capacitor is recharged to the clamp
voltage on each pixel, common-mode droop errors are
eliminated.
CCD Line Mode (CCD with CDS)
The input clamp is enabled only at the beginning of the
line by gating BSAMP with LCLMP. Gating with
LCLMP maintains the ability to position the clamp
pulse (BSAMP) away from the CCD reset for varying
LCLMP position and width. Since the input capacitor
is clamped only at the beginning of each line a larger
input capacitor is required to satisfy the common-mode
input requirements of the analog front-end. (See Cou-
pling Capacitor Requirements.) The input buffer should
be enabled in this mode (PB1=1, Register #1).
S/H Line Mode (S/H with AC Coupling)
The S/H Line mode clamp is used to DC-restore AC
coupled inputs which do not utilize CDS. VSAMP is
used to sample and hold the input signal and LCLMP
performs the clamp function. This differs from the CDS
line and pixel modes which use BSAMP to clamp to the
reference level and VSAMP to hold the video input. The
input buffer should be enabled in this mode (PB1=1,
Register #1).
相關PDF資料 |
PDF描述 |
|---|---|
| XRD9814BCV | 3-Channel 14/16-Bit Linear CCD/CIS Sensor Signal Processors |
| XRD9816BCV | 3-Channel 14/16-Bit Linear CCD/CIS Sensor Signal Processors |
| XRD9818 | 3-CHANNEL 16-BIT LINEAR CCD/CIS SENSOR SIGNAL PROCESSOR |
| XRD9818ACG | 3-CHANNEL 16-BIT LINEAR CCD/CIS SENSOR SIGNAL PROCESSOR |
| XRD9822 | 3-Channel, 10/12-Bit Linear CCd and CIS Sensor signal Processors |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XRD9814BCV | 制造商:EXAR 制造商全稱:EXAR 功能描述:3-Channel 14/16-Bit Linear CCD/CIS Sensor Signal Processors |
| XRD9816ACV | 制造商:EXAR 制造商全稱:EXAR 功能描述:3-Channel 14/16-Bit Linear CCD/CIS Sensor Signal Processors |
| XRD9816B | 制造商:EXAR 制造商全稱:EXAR 功能描述:3-Channel 14/16-Bit Linear CCD/CIS Sensor Signal Processors |
| XRD9816BCV | 制造商:EXAR 制造商全稱:EXAR 功能描述:3-Channel 14/16-Bit Linear CCD/CIS Sensor Signal Processors |
| XRD9816BCV-F | 功能描述:模數(shù)轉換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復。