FIGURE 10. SPI FIFO READ SCLK D7 D6 D5 D4 D3 D2 D1 D0 las" />
參數(shù)資料
型號: XR20M1170IG16-F
廠商: Exar Corporation
文件頁數(shù): 2/56頁
文件大小: 0K
描述: IC UART FIFO I2C/SPI 64B 16TSSOP
產(chǎn)品培訓(xùn)模塊: UART Product Overview
產(chǎn)品變化通告: Packaging Change 14/Jul/2010
標(biāo)準(zhǔn)包裝: 95
特點(diǎn): *
通道數(shù): 1,UART
FIFO's: 64 字節(jié)
規(guī)程: RS485
電源電壓: 2.25 V ~ 3.6 V
帶自動流量控制功能:
帶IrDA 編碼器/解碼器:
帶故障啟動位檢測功能:
帶調(diào)制解調(diào)器控制功能:
帶CMOS:
安裝類型: 表面貼裝
封裝/外殼: 16-TSSOP(0.173",4.40mm 寬)
供應(yīng)商設(shè)備封裝: 16-TSSOP
包裝: 管件
其它名稱: 1016-1297-5
FIGURE 10. SPI FIFO READ
SCLK
D7 D6 D5 D4 D3 D2 D1 D0
last bit
R/W A3
A2
A1
A0
0
0X
XR20M1170
10
I2C/SPI UART WITH 64-BYTE FIFO
REV. 1.1.0
After the last read or write transaction, the SPI master will set the SCL signal back to its idle state (LOW).
2.2
Device Reset
The RESET# input resets the internal registers and the serial interface outputs in the UART to its default state
(see Table 16). An active low pulse of longer than 40 ns duration will be required to activate the reset function
in the device.
2.3
Internal Registers
The M1170 has a set of enhanced registers for control, monitoring and data loading and unloading. The
configuration register set is compatible to the industry standard ST16C550. These registers function as data
holding registers (THR/RHR), interrupt status and control registers (ISR/IER), a FIFO control register (FCR),
receive line status and control registers (LSR/LCR), modem status and control registers (MSR/MCR),
programmable data rate (clock) divisor registers (DLL/DLM/DLD), and a user accessible Scratchpad Register
(SPR).
Beyond the general 16C550 features and capabilities, the M1170 offers enhanced feature registers (EFR, Xon/
Xoff 1, Xon/Xoff 2, TCR, TLR, TXLVL, RXLVL, IODir, IOState, IOIntEna, IOControl, EFCR and DLD) that
provide automatic RTS and CTS hardware flow control, Xon/Xoff software flow control, automatic RS-485 half-
duplex direction output enable/disable, TX and RX FIFO level counters, and programmable FIFO trigger level
2.4
IRQ# Output
The IRQ# interrupt output changes according to the operating mode and enhanced features setup. Table 4
and 5 summarize the operating behavior for the transmitter and receiver. Also see Figures 21 through 35.
TABLE 4: IRQ# PIN OPERATION FOR TRANSMITTER
Auto RS485
Mode
FCR BIT-0 = 0
(FIFO DISABLED)
FCR BIT-0 = 1 (FIFO ENABLED)
IRQ# Pin
NO
HIGH = a byte in THR
LOW = THR empty
HIGH = FIFO above trigger level
LOW = FIFO below trigger level or FIFO empty
IRQ# Pin
YES
HIGH = a byte in THR
LOW = transmitter empty
HIGH = FIFO above trigger level
LOW = FIFO below trigger level or transmitter empty
TABLE 5: IRQ# PIN OPERATION FOR RECEIVER
FCR BIT-0 = 0
(FIFO DISABLED)
FCR BIT-0 = 1
(FIFO ENABLED)
IRQ# Pin
HIGH = no data
LOW = 1 byte
HIGH = FIFO below trigger level
LOW = FIFO above trigger level
相關(guān)PDF資料
PDF描述
MAX3110EEWI+G36 IC UART SPI COMPAT 28-SOIC
MAX3111EEWI+G36 IC TXRX RS232 SPI W/CAP 28-SOIC
MAX3110ECWI+G36 IC UART/TXRX RS232 W/CAPS 28SOIC
MAX3111ECWI+G36 IC TXRX RS232 SPI W/CAP 28-SOIC
MAX3140CEI+ IC UART SPI MICRWR W/TXRX 28QSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XR20M1170IG16-F 制造商:Exar Corporation 功能描述:IC SGL UART 16MBPS 3.63V 16-TSSOP 制造商:Exar Corporation 功能描述:IC, SGL UART, 16MBPS, 3.63V, 16-TSSOP
XR20M1170IG16TR-F 制造商:Exar Corporation 功能描述:UART 1-CH 64Byte FIFO 1.8V/2.5V/3.3V 16-Pin TSSOP T/R 制造商:Exar Corporation 功能描述:XR20M1170IG16TR-F 制造商:EXAR 功能描述:UART 1-CH 64Byte FIFO 1.8V/2.5V/3.3V 16-Pin TSSOP T/R
XR20M1170IG24 功能描述:UART 接口集成電路 UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
XR20M1170IG24-F 功能描述:UART 接口集成電路 UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
XR20M1170IG24TR-F 制造商:Exar Corporation 功能描述:UART 1-CH 64Byte FIFO 1.8V/2.5V/3.3V 24-Pin TSSOP T/R 制造商:Exar Corporation 功能描述:XR20M1170IG24TR-F