- 您現在的位置：買賣IC網 > PDF目錄16512 > XR19L202IL48-0B-EB (Exar Corporation)EVAL BOARD FOR XR19L202 48QFN PDF資料下載
參數資料
| 型號： | XR19L202IL48-0B-EB |
| 廠商： | Exar Corporation |
| 文件頁數： | 10/50頁 |
| 文件大小： | 0K |
| 描述： | EVAL BOARD FOR XR19L202 48QFN |
| 標準包裝： | 1 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
XR19L202
18
TWO CHANNEL INTEGRATED UART AND RS-232 TRANSCEIVER
REV. 1.0.1
2.15.1.2
UART active, charge pump of RS-232 transceiver shut down
If the ACP pin is HIGH and the UART portion of the L202 is not in sleep mode, then the charge pump will
automatically shut down to conserve power if the following conditions are true:
■ no activity on the TXD output signal
■ modem input signals (RX) are LOW
■ modem inputs have been idle for approximately 30 seconds
When these conditions are satisfied, the L202 shuts down the charge pump and tri-states the RS-232 drivers
to conserve power. In this mode, the RS-232 receivers are fully active and the internal registers of the L202
can be accessed. The time for the charge pump to resume normal operation after exiting the sleep mode is
typically 45
s. It will wake up by any of the following:
■ a receive data start bit transition on the RXD input (LOW to HIGH)
■ a data byte is loaded to the transmitter, THR or FIFO
■ a LOW to HIGH transition on any of the modem or general purpose serial inputs
Because the receivers are fully active when the charge pump is turned off, any data received will be transferred
to/from the UART without any issues.
2.15.2
Full Sleep Mode
In full sleep mode, the L202 shuts down the charge pump and the internal oscillator. The L202 enters the full
sleep mode if the following conditions are satisfied:
■ the UART portion of the L202 is already in sleep mode (no output on XTAL2)
■ the ACP (Autosleep for Charge Pump) pin is HIGH
When these conditions are satisfied, both the UART and the charge pump will be in the sleep mode. In this
mode, the RS-232 receivers are fully active and the internal registers of the L202 can be accessed. The L202
exits the full sleep mode if either the ACP pin becomes LOW or the internal oscillator starts up. The time for the
charge pump to resume normal operation after exiting the full sleep mode is typically 45
s.
2.15.3
Power-Save Feature
This mode is in addition to the sleep mode and in this mode, the core logic of the L202 is isolated from the CPU
interface. If the address lines, data bus lines, IOW#, IOR# and CS# remain steady when the L202 is in full
sleep mode, the maximum current will be in the microamp range as specified in the DC Electrical
Characteristics on page 39. However, if the input lines are floating or are toggling while the L202 is in sleep
mode, the current can be up to 100 times more. If not using the Power-Save feature, an external buffer would
be required to keep the address and data bus lines from toggling or floating to achieve the low current. But if
the Power-Save feature is enabled (PwrSave pin connected to VCC), this will eliminate the need for an
external buffer by internally isolating the address, data and control signals from other bus activities that could
cause wasteful power drain (see Figure 1). The L202 enters Power-Save mode when this pin is connected to
VCC, and the UART portion of the L202 is already in sleep mode.
Since Power-Save mode isolates the address, data and control signals, the device will wake-up only by:
■ a receive data start bit transition, or
■ a change of logic state on any of the modem or general purpose serial inputs: i.e., any of the MSR bits 0-
3 shows a ’1’
The L202 will return to the Power-Save mode automatically after a read to the MSR (to reset the modem
inputs) and all interrupting conditions have been serviced and cleared. The L202 will stay in the Power-Save
mode of operation until it is disabled by setting IER bit-4 to a logic 0 and/or the Power-Save pin is connected to
GND.
If the L202 is awakened by any one of the above conditions, it issues an interrupt as soon as the oscillator
circuit is up and running and the device is ready to transmit/receive. This interrupt has the same encoding (bit-
0 of ISR register = 1) as "no interrupt pending" and will clear when the ISR register is read. This will show up in
the ISR register only if no other interrupts are enabled.
相關PDF資料 |
PDF描述 |
|---|---|
| VI-251-EX | CONVERTER MOD DC/DC 12V 75W |
| LB2518T680K | INDUCTOR WOUND 68UH 70MA 1007 |
| EMC08DRTI-S13 | CONN EDGECARD 16POS .100 EXTEND |
| A3DKB-1018G | IDC CABLE - AKR10B/AE10G/APK10B |
| ZXBM2004Q16TA | CTRLR FAN MOTOR 2-PH SPED QSOP16 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| XR19L202IL48-F | 功能描述:UART 接口集成電路 UART RoHS:否 制造商:Texas Instruments 通道數量:2 數據速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR19L210 | 制造商:EXAR 制造商全稱:EXAR 功能描述:SINGLE CHANNEL INTEGRATED UART AND RS-232 TRANSCEIVER |
| XR19L210_07 | 制造商:EXAR 制造商全稱:EXAR 功能描述:SINGLE CHANNEL INTEGRATED UART AND RS-232 TRANSCEIVER |
| XR19L210IL40 | 制造商:EXAR 制造商全稱:EXAR 功能描述:SINGLE CHANNEL INTEGRATED UART AND RS-232 TRANSCEIVER |
| XR19L210IL40-0A-EB | 功能描述:界面開發(fā)工具 Supports L210 40 pin QFN, ISA Interface RoHS:否 制造商:Bourns 產品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
發(fā)布緊急采購，3分鐘左右您將得到回復。