REV. 1.2.2 UNIVERSAL (3.3V AND 5V) PCI BUS QUAD UART 19 2.2.6 SLEEP [31:24] - (default 0x00) Each UART can be separately enabled to" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� XR17D154IV-F
寤犲晢锛� Exar Corporation
鏂囦欢闋佹暩(sh霉)锛� 11/69闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC UART PCI BUS QUAD 144LQFP
鐢�(ch菐n)鍝佸煿瑷撴ā濉婏細 UART Product Overview
妯欐簴鍖呰锛� 60
鐗归粸锛� *
閫氶亾鏁�(sh霉)锛� 4锛孮UART
FIFO's锛� 64 瀛楃瘈(ji茅)
瑕�(gu墨)绋嬶細 RS485
闆绘簮闆诲锛� 3.3V锛�5V
甯惰嚜鍕曟祦閲忔帶鍒跺姛鑳斤細 鏄�
甯禝rDA 绶ㄧ⒓鍣�/瑙g⒓鍣細 鏄�
甯舵晠闅滃暉鍕曚綅妾㈡脯鍔熻兘锛� 鏄�
甯惰(di脿o)鍒惰В瑾�(di脿o)鍣ㄦ帶鍒跺姛鑳斤細 鏄�
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 144-LQFP
渚涙噳鍟嗚ō鍌欏皝瑁濓細 144-LQFP锛�20x20锛�
鍖呰锛� 鎵樼洡
鍏跺畠鍚嶇ū锛� 1016-1290
xr
XR17D154
REV. 1.2.2
UNIVERSAL (3.3V AND 5V) PCI BUS QUAD UART
19
2.2.6
SLEEP [31:24] - (default 0x00)
Each UART can be separately enabled to enter Sleep mode through the Sleep register. Sleep mode reduces
power consumption when the system needs to put the UART(s) to idle. All of these conditions must be satisfied
for the D154 to enter sleep mode:
no interrupts pending (INT0 = 0x00)
divisor is a non-zero value for all channels (ie. DLL = 0x1)
sleep mode is enabled (SLEEP = 0x0F)
modem inputs for all channels are not toggling (MSR bits 0-3 = 0)
RX input pins for all channels are idling HIGH
The D154 stops its crystal oscillator to conserve power in the sleep mode. User can check the XTAL2 pin for
no clock output as an indication that the device has entered the sleep mode.
The D154 resumes normal operation by any of the following:
a receive data start bit transition (HIGH to LOW)
a data byte is loaded to the transmitter, THR or FIFO
a change of logic state on any of the modem or general purpose serial inputs: CTS#, DSR#, CD#, RI#
If the D154 is awakened by any one of the above conditions, it will return to the sleep mode automatically after
all interrupting conditions have been serviced and cleared. If the D154 is awakened by the modem inputs, a
read to the MSR is required to reset the modem inputs. In any case, the sleep mode will not be entered while
an interrupt is pending from any channel. The D154 will stay in the sleep mode of operation until it is disabled
by setting Sleep = 0x00. In this case, the quad UART is awaken by any of the UART channel from a receive
data byte or a change on the serial port. The UART is ready after 32 crystal clocks to ensure full functionality.
Also, a special interrupt is generated with an indication of no pending interrupt. Reading INT0 will clear this
special interrupt. Logic 0 (default) is disable and logic 1 is enable to sleep mode.
Important: The XR17D154 is a versatile device designed to operate with different VCC (core power supply)
and VIO(PCI bus I/O power supply). However, the VCC and VIO must be equal (VCC = VIO) for the sleep
mode to reduce power consumption. Any difference in these voltages will result in high currents, when placed
in sleep mode. If sleep mode is used, it is recommended that both VCC and VIO be powered by the PCI bus
VIO power pins. If sleep mode is not used, there is no concern about high currents whether VCC = VIO or VCC
> VIO. In any case, VCC should never be less than VIO.
SLEEP Register
Individual UART Channel Sleep Enable
Bit-7 Bit-6 Bit-5 Bit-4 Bit-3 Bit-2 Bit-1 Bit-0
Rsvd
Ch-3 Ch-2 Ch-1 Ch-0
Rsvd Rsvd Rsvd
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
XR16C854IV-F IC UART FIFO 128B QUAD 64LQFP
XR16C854DIV-F IC UART FIFO 128B QUAD 64LQFP
XR16C854CQ-F IC UART FIFO 128B QUAD 100QFP
XR16L784CV-F IC UART 8B 3.3V QUAD 64LQFP
XR16C854CV-F IC UART FIFO 128B QUAD 64LQFP
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
XR17D154IVTR-F 鍒堕€犲晢:Exar Corporation 鍔熻兘鎻忚堪:UART 4-CH 64Byte FIFO 3.3V/5V 144-Pin LQFP T/R 鍒堕€犲晢:Exar Corporation 鍔熻兘鎻忚堪:XR17D154IVTR-F
XR17D158 鍒堕€犲晢:EXAR 鍒堕€犲晢鍏ㄧū:EXAR 鍔熻兘鎻忚堪:UNIVERSAL (3.3V AND 5V) PCI BUS OCTAL UART
XR17D158_05 鍒堕€犲晢:EXAR 鍒堕€犲晢鍏ㄧū:EXAR 鍔熻兘鎻忚堪:UNIVERSAL (3.3V AND 5V) PCI BUS OCTAL UART
XR17D158CV 鍔熻兘鎻忚堪:UART 鎺ュ彛闆嗘垚闆昏矾 UART RoHS:鍚� 鍒堕€犲晢:Texas Instruments 閫氶亾鏁�(sh霉)閲�:2 鏁�(sh霉)鎿�(j霉)閫熺巼:3 Mbps 闆绘簮闆诲-鏈€澶�:3.6 V 闆绘簮闆诲-鏈€灏�:2.7 V 闆绘簮闆绘祦:20 mA 鏈€澶у伐浣滄韩搴�:+ 85 C 鏈€灏忓伐浣滄韩搴�:- 40 C 灏佽 / 绠遍珨:LQFP-48 灏佽:Reel
XR17D158CV-0A-EVB 鍔熻兘鎻忚堪:鐣岄潰闁嬬櫦(f膩)宸ュ叿 Supports D158 144 ld TQFP, PCI Interface RoHS:鍚� 鍒堕€犲晢:Bourns 鐢�(ch菐n)鍝�:Evaluation Boards 椤炲瀷:RS-485 宸ュ叿鐢ㄤ簬瑭曚及:ADM3485E 鎺ュ彛椤炲瀷:RS-485 宸ヤ綔闆绘簮闆诲:3.3 V