REV. 1.0.1 1.62V TO 3.63V UART WITH 64-BYTE FIFO AND VLIO INTERFACE TRR Delay From I" />
參數(shù)資料
型號: XR16M781IB25-0C-EB
廠商: Exar Corporation
文件頁數(shù): 40/52頁
文件大?。?/td> 0K
描述: EVAL BOARD FOR XR16M781-C 25BGA
標準包裝: 1
系列: *
XR16M781
45
REV. 1.0.1
1.62V TO 3.63V UART WITH 64-BYTE FIFO AND VLIO INTERFACE
TRR
Delay From IOR# To Reset RXRDY#
45
ns
TWT
Delay From IOW# To Set TXRDY#
45
ns
TSRT
Delay From Center of Start To Reset
TXRDY#
8
Bclk
TRST
Reset Pulse Width
40
ns
Bclk
Baud Clock
16X or 8X or 4X of data rate
Hz
FIGURE 15. CLOCK TIMING
OSC
CLK
EXTERNAL
CLOCK
FIGURE 16. MODEM INPUT/OUTPUT TIMING
IO W #
IO W
RT S #
DT R #
CD #
CT S #
DS R #
IN T
IO R #
RI#
T
WD O
T
MO D
T
MO D
T
RS I
T
MO D
Ac tiv e
C h an ge of s tate
C h ang e of s t a t e
Ac tiv e
C h an ge o f s t at e
C han ge of s tate
C h ang e of s t a t e
A c tiv e
AC ELECTRICAL CHARACTERISTICS
TA = -40O TO +85OC, VCC IS 1.62 TO 3.6V, 25 PF LOAD WHERE APPLICABLE
SYMBOL
PARAMETER
LIMITS
1.8V ± 10%
MIN
MAX
LIMITS
2.5V ± 10%
MIN
MAX
LIMITS
3.3V ± 10%
MIN
MAX
UNIT
相關PDF資料
PDF描述
AYM06DRMD CONN EDGECARD 12POS .156 WW
D-500-L455-1-612-120 MICROCOUPLER 1 STUB SHIELD CABLE
ECE-T1HA183EA CAP ALUM 18000UF 50V 20% SNAP
ECE-T1VA273EA CAP ALUM 27000UF 35V 20% SNAP
AGM06DRMD CONN EDGECARD 12POS .156 WW
相關代理商/技術參數(shù)
參數(shù)描述
XR16M781IB25-F 功能描述:UART 接口集成電路 1.62-3.63V; 64-Byte FIFO & VLIO; UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
XR16M781IL24 制造商:EXAR 制造商全稱:EXAR 功能描述:1.62V TO 3.63V UART WITH 64-BYTE FIFO AND VLIO INTERFACE
XR16M781IL24-0C-EB 功能描述:界面開發(fā)工具 Eval Board for XR16M781IL24 Series RoHS:否 制造商:Bourns 產品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V
XR16M781IL24-F 功能描述:UART 接口集成電路 1.62-3.63V; 64-Byte FIFO & VLIO; UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
XR16M781IL32 制造商:EXAR 制造商全稱:EXAR 功能描述:1.62V TO 3.63V UART WITH 64-BYTE FIFO AND VLIO INTERFACE