- 您現(xiàn)在的位置：買賣IC網 > PDF目錄375049 > XQ4025EX-3BG191M (Xilinx, Inc.) QML High-Reliability FPGAs PDF資料下載
參數資料
| 型號： | XQ4025EX-3BG191M |
| 廠商： | Xilinx, Inc. |
| 英文描述： | QML High-Reliability FPGAs |
| 中文描述： | QML第高可靠性的FPGA |
| 文件頁數： | 30/36頁 |
| 文件大小： | 285K |
| 代理商： | XQ4025EX-3BG191M |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當前第30頁第31頁第32頁第33頁第34頁第35頁第36頁
QPRO XQ4000E/EX QML High-Reliability FPGAs
30
www.xilinx.com
1-800-255-7778
DS021 (v2.2) June 25, 2000
Product Specification
R
XQ4028EX IOB Input Switching Characteristic Guidelines (Continued)
Symbol
Description
-4
Units
Min
Setup Times
T
PICK
T
PICKP
T
PICKD
T
PICKF
T
PICKFP
T
POCK
T
POCKP
Setup Times (TTL or CMOS Inputs)
Pad to Clock (IK), no delay
2.5
ns
Pad to Clock (IK), partial delay
10.8
ns
Pad to Clock (IK), full delay
15.7
ns
Pad to Clock (IK), via transparent Fast Capture Latch, no delay
3.9
ns
Pad to Clock (IK), via transparent Fast Capture Latch, partial delay
12.3
ns
Pad to Fast Capture Latch Enable (OK), no delay
0.8
ns
Pad to Fast Capture Latch Enable (OK), partial delay
9.1
ns
T
ECIK
Clock Enable (EC) to Clock (IK)
0.3
ns
Hold Times
T
IKPI
T
IKPIP
T
IKPID
T
IKPIF
T
IKFPIP
T
IKFPID
T
IKEC
T
IKECP
T
IKECD
T
OKPI
T
OKPIP
Notes:
1.
For CMOS input levels, see the
"XQ4028EX Input Threshold Adjustments" on page 28
.
2.
For setup and hold times with respect to the clock input pin, see the Global Low Skew Clock and Global Early Clock Setup and Hold
tables on
page 28
.
Pad to Clock (IK), no delay
0
ns
Pad to Clock (IK), partial delay
0
ns
Pad to Clock (IK), full delay
0
ns
Pad to Clock (IK) via transparent Fast Capture Latch, no delay
0
ns
Pad to Clock (IK) via transparent Fast Capture Latch, partial delay
0
ns
Pad to Clock (IK) via transparent Fast Capture Latch, full delay
0
ns
Clock Enable (EC) to Clock (IK), no delay
0
ns
Clock Enable (EC) to Clock (IK), partial delay
0
ns
Clock Enable (EC) to Clock (IK), full delay
0
ns
Pad to Fast Capture Latch Enable (OK), no delay
0
ns
Pad to Fast Capture Latch Enable (OK), partial delay
0
ns
相關PDF資料 |
PDF描述 |
|---|---|
| XQ4028E-3BG196N | QML High-Reliability FPGAs |
| XQ4028E-3HQ196M | QML High-Reliability FPGAs |
| XQ4028E-3HQ196N | QML High-Reliability FPGAs |
| XQ4028E-3PG196M | QML High-Reliability FPGAs |
| XQ4028E-3PG196N | QML High-Reliability FPGAs |
相關代理商/技術參數 |
參數描述 |
|---|---|
| XQ4025EX-3BG191N | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4025EX-3BG196M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4025EX-3BG196N | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4025EX-3CB191M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4025EX-3CB191N | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
發(fā)布緊急采購，3分鐘左右您將得到回復。