- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375049 > XQ4025E-3HQ196N (Xilinx, Inc.) QML High-Reliability FPGAs PDF資料下載
參數(shù)資料
| 型號： | XQ4025E-3HQ196N |
| 廠商： | Xilinx, Inc. |
| 英文描述： | QML High-Reliability FPGAs |
| 中文描述： | QML第高可靠性的FPGA |
| 文件頁數(shù)： | 19/36頁 |
| 文件大?。?/td> | 285K |
| 代理商： | XQ4025E-3HQ196N |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
QPRO XQ4000E/EX QML High-Reliability FPGAs
DS021 (v2.2) June 25, 2000
Product Specification
www.xilinx.com
1-800-255-7778
19
R
XQ4028EX Recommended Operating Conditions
(1)
XQ4028EX DC Characteristics Over Recommended Operating Conditions
Symbol
Descriptiont
Min
Max
Units
V
CC
Supply voltage relative to GND, T
J
=
–
55
°
C to +125
°
C
Supply voltage relative to GND, T
C
=
–
55
°
C to +125
°
C
High-level input voltage
(2)
Plastic
4.5
5.5
V
Ceramic
4.5
5.5
V
V
IH
TTL inputs
2.0
V
CC
100%
V
CMOS inputs
70%
V
CC
V
V
IL
Low-level input voltage
TTL inputs
0
0.8
CMOS inputs
0
20%
V
CC
ns
T
IN
Input signal transition time
-
250
Notes:
1.
2.
At junction temperatures above those listed as Operating Conditions, all delay parameters increase by 0.35% per
°
C.
Input and output measurement threshold are 1.5V for TTL and 2.5V for CMOS.
Symbol
Description
Min
Max
Units
V
OH
High-level output voltage at I
OH
=
–
4 mA, V
CC
min
High-level output voltage at I
OH
=
–
1 mA
Low-level output voltage at I
OL
= 12 mA, V
CC
min
(1)
TTL outputs
2.4
-
V
CMOS outputs
V
CC
–
0.5
-
-
V
V
OL
TTL outputs
0.4
V
CMOS outputs
-
0.4
V
V
DR
I
CCO
I
L
C
IN
Data retention supply voltage (below which configuration data may be lost)
Quiescent FPGA supply current
(2)
3.0
-
V
-
25
mA
Input or output leakage current
–
10
10
μ
A
V
Input capacitance (sample tested)
Plastic packages
-
10
Ceramic packages
-
16
V
I
RPU
I
RPD
I
RLL
Pad pull-up (when selected) at V
IN
= 0V (sample tested)
Pad pull-down (when selected) at V
IN
= 5.5V (sample tested)
Horizontal longline pull-up (when selected) at logic Low
(3)
0.02
0.25
mA
0.02
0.25
mA
0.3
2.0
mA
Notes:
1.
2.
With up to 64 pins simultaneously sinking 12 mA.
With no output current loads, no active input or Longline pull-up resistors, all package pins at V
CC
or GND.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XQ4025E-3PG196M | QML High-Reliability FPGAs |
| XQ4025E-3PG196N | QML High-Reliability FPGAs |
| XQ4025E-4BG196M | QML High-Reliability FPGAs |
| XQ4025E-4BG196N | QML High-Reliability FPGAs |
| XQ4025E-4HQ196M | QML High-Reliability FPGAs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XQ4025E-3PG191M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4025E-3PG191N | 制造商:XILINX 制造商全稱:XILINX 功能描述:QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4025E-3PG196M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4025E-3PG196N | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4025E-4BG191M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QPRO XQ4000E/EX QML High-Reliability FPGAs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。