- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375041 > XPC860DPZP80D4 (MOTOROLA INC) Family Hardware Specifications PDF資料下載
參數(shù)資料
| 型號： | XPC860DPZP80D4 |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Family Hardware Specifications |
| 中文描述： | 32-BIT, 80 MHz, RISC PROCESSOR, PBGA357 |
| 封裝： | PLASTIC, BGA-357 |
| 文件頁數(shù)： | 3/76頁 |
| 文件大小： | 857K |
| 代理商： | XPC860DPZP80D4 |
第1頁第2頁當前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
MOTOROLA
MPC860 Family Hardware Specifications
3
Features
– Caches are physically addressed, implement a least recently used (LRU)
replacement algorithm, and are lockable on a cache block basis.
— Instruction and data caches are two-way, set-associative, physically addressed,
LRU replacement, and lockable on-line granularity.
— MMUs with 32-entry TLB, fully associative instruction, and data TLBs
— MMUs support multiple page sizes of 4, 16, and 512 Kbytes, and 8 Mbytes; 16
virtual address spaces and 16 protection groups
— Advanced on-chip-emulation debug mode
Up to 32-bit data bus (dynamic bus sizing for 8, 16, and 32 bits)
32 address lines
Operates at up to 80 MHz
Memory controller (eight banks)
— Contains complete dynamic RAM (DRAM) controller
— Each bank can be a chip select or RAS to support a DRAM bank
— Up to 15 wait states programmable per memory bank
— Glueless interface to DRAM, SIMMS, SRAM, EPROM, Flash EPROM, and
other memory devices.
— DRAM controller programmable to support most size and speed memory
interfaces
— Four CAS lines, four WE lines, one OE line
— Boot chip-select available at reset (options for 8-, 16-, or 32-bit memory)
— Variable block sizes (32 Kbyte to 256 Mbyte)
— Selectable write protection
— On-chip bus arbitration logic
General-purpose timers
— Four 16-bit timers or two 32-bit timers
— Gate mode can enable/disable counting
— Interrupt can be masked on reference match and event capture
System integration unit (SIU)
— Bus monitor
— Software watchdog
— Periodic interrupt timer (PIT)
— Low-power stop mode
— Clock synthesizer
相關PDF資料 |
PDF描述 |
|---|---|
| XPC860PZP80D4 | Family Hardware Specifications |
| XPC860ENZP66D4 | Family Hardware Specifications |
| XPC860ENZP80D4 | Family Hardware Specifications |
| XPC860ENCZP66D4 | Family Hardware Specifications |
| XPC860PCZP66D3 | Family Hardware Specifications |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XPC860DTCZP50D3 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Family Hardware Specifications |
| XPC860DTCZP50D4 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Family Hardware Specifications |
| XPC860DTCZP66D3 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Family Hardware Specifications |
| XPC860DTCZP66D4 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Family Hardware Specifications |
| XPC860DTZP50D3 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Family Hardware Specifications |
發(fā)布緊急采購，3分鐘左右您將得到回復。