Virtex-E 1.8 V Field Programmable Gate Arrays
R
Module 4 of 4
DS022-4 (v3.0) March 21, 2014
72
Production Product Specification
— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE —
FG680 Fine-Pitch Ball Grid Array Package
XCV600E,
XCV1000E,
XCV1600E,
and
XCV2000E
devices in the FG680 fine-pitch Ball Grid Array package
have footprint compatibility. Pins labeled I0_VREF can be
used as either in all parts unless device-dependent as indi-
cated in the footnotes. If the pin is not used as VREF, it can
be used as general I/O. Immediately following
Table 22, see
Table 23 for Differential Pair information.
Table 22: FG680 - XCV600E, XCV1000E, XCV1600E, XCV2000E
Bank
Pin Description
Pin #
0GCK3
A20
0IO
D35
0IO
B36
0
IO_L0N_Y
C35
0
IO_L0P_Y
A36
0
IO_VREF_L1N_Y
D341
0
IO_L1P_Y
B35
0
IO_L2N_YY
C34
0
IO_L2P_YY
A35
0
IO_VREF_L3N_YY
D33
0
IO_L3P_YY
B34
0IO_L4N
C33
0
IO_L4P
A34
0
IO_L5N_Y
D32
0
IO_L5P_Y
B33
0
IO_L6N_YY
C32
0
IO_L6P_YY
D31
0
IO_VREF_L7N_YY
A33
0
IO_L7P_YY
C31
0
IO_L8N_Y
B32
0
IO_L8P_Y
B31
0
IO_VREF_L9N_Y
A323
0IO_L9P_Y
D30
0
IO_L10N_YY
A31
0
IO_L10P_YY
C30
0
IO_VREF_L11N_YY
B30
0
IO_L11P_YY
D29
0
IO_L12N_Y
A30
0
IO_L12P_Y
C29
0
IO_L13N_Y
A29
0
IO_L13P_Y
B29
0
IO_VREF_L14N_YY
B28
0
IO_L14P_YY
A28
0
IO_L15N_YY
C28
0
IO_L15P_YY
B27
0
IO_L16N_Y
D27
0
IO_L16P_Y
A27
0
IO_L17N_Y
C27
0
IO_L17P_Y
B26
0
IO_L18N_YY
D26
0
IO_L18P_YY
C26
0
IO_VREF_L19N_YY
A261
0
IO_L19P_YY
D25
0
IO_L20N_Y
B25
0
IO_L20P_Y
C25
0
IO_L21N_Y
A25
0
IO_L21P_Y
D24
0
IO_L22N_YY
A24
0
IO_L22P_YY
B23
0
IO_VREF_L23N_YY
C24
0
IO_L23P_YY
A23
0
IO_L24N_Y
B24
0
IO_L24P_Y
B22
0
IO_L25N_Y
E23
0
IO_L25P_Y
A22
0
IO_L26N_YY
D23
0
IO_L26P_YY
B21
0
IO_VREF_L27N_YY
C23
0
IO_L27P_YY
A21
0
IO_L28N_Y
E22
0
IO_L28P_Y
B20
0
IO_LVDS_DLL_L29N
C22
0
IO_VREF
D222
1GCK2
D21
Table 22: FG680 - XCV600E, XCV1000E, XCV1600E, XCV2000E
Bank
Pin Description
Pin #