參數(shù)資料
型號： XCS30XL-4VQG100C
廠商： Xilinx Inc
文件頁數(shù)： 46/83頁
文件大小： 0K
描述： IC SPARTAN-XL FPGA 30K 100-VQFP
產(chǎn)品變化通告： Product Discontinuation 26/Oct/2011
標準包裝： 90
系列： Spartan®-XL
LAB/CLB數(shù)： 576
邏輯元件/單元數(shù)： 1368
RAM 位總計： 18432
輸入/輸出數(shù)： 77
門數(shù)： 30000
電源電壓： 3 V ~ 3.6 V
安裝類型： 表面貼裝
工作溫度： 0°C ~ 85°C
封裝/外殼： 100-TQFP
供應商設備封裝： 100-VQFP（14x14）
產(chǎn)品目錄頁面： 599 (CN2011-ZH PDF)
其它名稱： 122-1299
Spartan and Spartan-XL FPGA Families Data Sheet
50
DS060 (v2.0) March 1, 2013
Product Specification
R
Product Obsolete/Under Obsolescence
Spartan Family IOB Input Switching Characteristic Guidelines
All devices are 100% functionally tested. Internal timing
parameters are derived from measuring internal test pat-
terns. Listed below are representative values. For more
specific, more precise, and worst-case guaranteed data,
use the values reported by the static timing analyzer (TRCE
in the Xilinx Development System) and back-annotated to
the simulation netlist. These path delays, provided as a
guideline, have been extracted from the static timing ana-
lyzer report. All timing parameters assume worst-case oper-
ating conditions (supply voltage and junction temperature).
Symbol
Description
Device
Speed Grade
Units
-4
-3
Min
Max
Min
Max
Setup Times - TTL Inputs(1)
TECIK
Clock Enable (EC) to Clock (IK), no delay
All devices
1.6
-
2.1
-
ns
TPICK
Pad to Clock (IK), no delay
All devices
1.5
-
2.0
-
ns
Hold Times
TIKEC
Clock Enable (EC) to Clock (IK), no delay
All devices
0.0
-
0.9
-
ns
All Other Hold Times
All devices
0.0
-
0.0
-
ns
Propagation Delays - TTL Inputs(1)
TPID
Pad to I1, I2
All devices
-
1.5
-
2.0
ns
TPLI
Pad to I1, I2 via transparent input latch, no delay
All devices
-
2.8
-
3.6
ns
TIKRI
Clock (IK) to I1, I2 (flip-flop)
All devices
-
2.7
-
2.8
ns
TIKLI
Clock (IK) to I1, I2 (latch enable, active Low)
All devices
-
3.2
-
3.9
ns
Delay Adder for Input with Delay Option
TDelay
TECIKD = TECIK + TDelay
TPICKD = TPICK + TDelay
TPDLI = TPLI + TDelay
XCS05
3.6
-
4.0
-
ns
XCS10
3.7
-
4.1
-
ns
XCS20
3.8
-
4.2
-
ns
XCS30
4.5
-
5.0
-
ns
XCS40
5.5
-
5.5
-
ns
Global Set/Reset
TMRW
Minimum GSR pulse width
All devices
11.5
-
13.5
-
ns
TRRI
Delay from GSR input to any Q
XCS05
-
9.0
-
11.3
ns
XCS10
-
9.5
-
11.9
ns
XCS20
-
10.0
-
12.5
ns
XCS30
-
10.5
-
13.1
ns
XCS40
-
11.0
-
13.8
ns
Notes:
1.
Delay adder for CMOS Inputs option: for -3 speed grade, add 0.4 ns; for -4 speed grade, add 0.2 ns.
2.
Input pad setup and hold times are specified with respect to the internal clock (IK). For setup and hold times with respect to the clock
input, see the pin-to-pin parameters in the Pin-to-Pin Input Parameters table.
3.
Voltage levels of unused pads, bonded or unbonded, must be valid logic levels. Each can be configured with the internal pull-up
(default) or pull-down resistor, or configured as a driven output, or can be driven from an external source.
相關(guān)PDF資料
PDF描述
5205817-3 CONN FEMALE D-SUB SCREWLOCK KIT
XA6SLX16-2CSG324I IC FPGA SPARTAN 6 14K 324CSGBGA
XA3S200-4FTG256Q IC FPGA SPARTAN-3 200K 256-FTBGA
XA6SLX4-2CSG225Q IC FPGA SPARTAN 6 225CSGBGA
5207719-1 CONN SCREWLOCK FEMALE 2 SETS/BAG
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XCS30XL-4VQG100I 制造商:Xilinx 功能描述:XLXXCS30XL-4VQG100I IC SYSTEM GATE
XCS30XL-5BG100C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS30XL-5BG100I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS30XL-5BG144C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS30XL-5BG144I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*