參數(shù)資料
型號: XCS20-4TQ144C
廠商: Xilinx Inc
文件頁數(shù): 35/83頁
文件大?。?/td> 0K
描述: IC FPGA 5V C-TEMP 144-TQFP
產(chǎn)品變化通告: Spartan,Virtex FPGA/SCD Discontinuation 18/Oct/2010
標(biāo)準(zhǔn)包裝: 60
系列: Spartan®
LAB/CLB數(shù): 400
邏輯元件/單元數(shù): 950
RAM 位總計: 12800
輸入/輸出數(shù): 113
門數(shù): 20000
電源電壓: 4.75 V ~ 5.25 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 144-LQFP
供應(yīng)商設(shè)備封裝: 144-TQFP(20x20)
Spartan and Spartan-XL FPGA Families Data Sheet
40
DS060 (v2.0) March 1, 2013
Product Specification
R
Product Obsolete/Under Obsolescence
Readback Switching Characteristics Guidelines
The following guidelines reflect worst-case values over the
recommended operating conditions.
Figure 33: Spartan and Spartan-XL Readback Timing Diagram
Spartan and Spartan-XL Readback Switching Characteristics
Symbol
Description
Min
Max
Units
TRTRC
rdbk.TRIG
rdbk.TRIG setup to initiate and abort Readback
200
-
ns
TRCRT
rdbk.TRIG hold to initiate and abort Readback
50
-
ns
TRCRD
rdclk.I
rdbk.DATA delay
-
250
ns
TRCRR
rdbk.RIP delay
-
250
ns
TRCH
High time
250
500
ns
TRCL
Low time
250
500
ns
Notes:
1.
Timing parameters apply to all speed grades.
2.
If rdbk.TRIG is High prior to Finished, Finished will trigger the first Readback.
TRTRC
TRCRT
TRCH
TRCRR
TRCRD
TRTRC
TRCRT
TRCL
DUMMY
rdbk.DATA
rdbk.RIP
rdclk.I
rdbk.TRIG
Finished
Internal Net
VALID
DS060_32_080400
VALID
相關(guān)PDF資料
PDF描述
XCS20-4PQ208C IC FPGA 5V C-TEMP 208-PQFP
XCS20-3VQ100C IC FPGA 5V C-TEMP 100-VQFP
XCS20-3TQ144I IC FPGA 5V I-TEMP 144-TQFP
IDT70V05S15J IC SRAM 64KBIT 15NS 68PLCC
MPC8378VRALG MPU POWERQUICC II PRO 689-PBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XCS20-4TQ144C0262 制造商:Xilinx 功能描述:
XCS20-4TQ144I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS20-4TQ208C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS20-4TQ208I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS20-4TQ240C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays