- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄1974 > XCR3256XL-7CS280C (Xilinx Inc)IC CPLD 256MCELL 3.3V HP 280CSP PDF資料下載
參數(shù)資料
| 型號(hào)： | XCR3256XL-7CS280C |
| 廠商： | Xilinx Inc |
| 文件頁(yè)數(shù)： | 12/12頁(yè) |
| 文件大小： | 0K |
| 描述： | IC CPLD 256MCELL 3.3V HP 280CSP |
| 標(biāo)準(zhǔn)包裝： | 119 |
| 系列： | CoolRunner XPLA3 |
| 可編程類(lèi)型： | 系統(tǒng)內(nèi)可編程（最少 1K 次編程/擦除循環(huán)） |
| 最大延遲時(shí)間 tpd(1)： | 7.0ns |
| 電壓電源 - 內(nèi)部： | 3 V ~ 3.6 V |
| 邏輯元件/邏輯塊數(shù)目： | 16 |
| 宏單元數(shù)： | 256 |
| 門(mén)數(shù)： | 6000 |
| 輸入/輸出數(shù)： | 164 |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 280-TFBGA，CSPBGA |
| 供應(yīng)商設(shè)備封裝： | 280-CSBGA（16x16） |
| 包裝： | 托盤(pán) |
CoolRunner XPLA3 CPLD
DS012 (v2.5) May 26, 2009
Product Specification
R
JTAG and ISP Interfacing
A number of industry-established methods exist for
JTAG/ISP interfacing with CPLDs and other integrated cir-
cuits. The CoolRunner XPLA3 family supports the following
methods:
Xilinx HW 130
PC Parallel Port
Workstation or PC Serial Port
Embedded Processor
Automated Test Equipment
Third Party Programmers
Xilinx ISP Programming Tools
Table 6: Low-level ISP Commands
Instruction
(Register Used)
Instruction
Code
Description
Enable
(ISP Shift Register)
01001
Enables the Erase, Program, and Verify commands. Using the Enable instruction
before the Erase, Program, and Verify instructions allows the user to specify the
outputs of the device using the JTAG Boundary-Scan Sample/Preload command.
Erase
(ISP Shift Register)
01010
Erases the entire EEPROM array. User can define the outputs during this
operation by using the JTAG Sample/Preload command.
Program
(ISP Shift Register)
01011
Programs the data in the ISP Shift Register into the addressed EEPROM row. The
outputs can be defined by using the JTAG Sample/Preload command.
Disable
(ISP Shift Register)
10000
Allows the user to leave ISP mode. It selects the ISP register to be directly
connected between TDO and TDI.
Verify
(ISP Shift Register)
01100
Transfers the data from the addressed row to the ISP Shift Register. The data can
then be shifted out and compared with the JEDEC file. The user can define the
outputs during this operation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XCS10-3VQG100C | IC FPGA 5V C-TEMP 100-VQFP |
| XCV600E-8HQ240C | IC FPGA 1.8V C-TEMP 240-HQFP |
| XCV812E-8FG900C | IC FPGA 1.8V C-TEMP 900-FBGA |
| XE8801AMI000WP | SENSING MACHINE WITH 16 + 10 BIT |
| XE8802MI035LF | IC DAS 16BIT FLASH 8K 100-LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XCR3256XL-7CS280I | 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:256 Macrocell CPLD |
| XCR3256XL-7CSG280C | 制造商:Xilinx 功能描述:XLXXCR3256XL-7CSG280C IC SYSTEM GATE 制造商:Xilinx 功能描述:CPLD COOLRUNNER XPLA3 6K GATES 256 MCRCLLS 166.67MHZ 0.35UM - Trays |
| XCR3256XL-7FT256C | 制造商:Xilinx 功能描述:CPLD COOLRUNNER XPLA3 6K GATES 256 MCRCLLS 166.67MHZ 0.35UM - Trays |
| XCR3256XL-7FT256I | 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:256 Macrocell CPLD |
| XCR3256XL-7FTG256C | 制造商:Xilinx 功能描述:CPLD COOLRUNNER XPLA3 6K GATES 256 MCRCLLS 166.67MHZ COMM 0. - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。