- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375004 > XC9572XL-10VQ44I (XILINX INC) XC9572XL High Performance CPLD PDF資料下載
參數(shù)資料
| 型號： | XC9572XL-10VQ44I |
| 廠商： | XILINX INC |
| 元件分類： | PLD |
| 英文描述： | XC9572XL High Performance CPLD |
| 中文描述： | FLASH PLD, 10 ns, PQFP44 |
| 封裝： | VQFP-44 |
| 文件頁數(shù)： | 1/8頁 |
| 文件大?。?/td> | 78K |
| 代理商： | XC9572XL-10VQ44I |
DS052 (v2.2) August 27, 2001
Advance Product Specification
1-800-255-77781
2001 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at
http://www.xilinx.com/legal.htm
.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
Features
72 macrocells with 1,600 usable gates
Available in small footprint packages
-
44-pin PLCC (34 user I/O pins)
-
44-pin VQFP (34 user I/O pins)
-
48-pin CSP (38 user I/O pins)
-
100-pin TQFP (72-user I/O pins)
Optimized for high-performance 2.5V systems
-
Low power operation
-
Multi-voltage operation
Advanced system features
-
In-system programmable
-
Two separate output banks
-
Superior pin-locking and routability with
FastCONNECT II switch matrix
-
Extra wide 54-input Function Blocks
-
Up to 90 product-terms per macrocell with
individual product-term allocation
-
Local clock inversion with three global and one
product-term clocks
-
Individual output enable per output pin
-
Input hysteresis on all user and boundary-scan pin
inputs
-
Bus-hold ciruitry on all user pin inputs
-
Full IEEE Standard 1149.1 boundary-scan (JTAG)
Fast concurrent programming
Slew rate control on individual outputs
Enhanced data security features
Excellent quality and reliability
-
Endurance exceeding 10,000 program/erase
cycles
-
20 year data retention
-
ESD protection exceeding 2,000V
Description
The XC9572XV is a 2.5V CPLD targeted for high-perfor-
mance, low-voltage applications in leading-edge communi-
cations and computing systems. It is comprised of four
54V18 Function Blocks, providing 1,600 usable gates with
propagation delays of 4 ns.
Power Estimation
Power dissipation in CPLDs can vary substantially depend-
ing on the system frequency, design application and output
loading. To help reduce power dissipation, each macrocell
in a XC9500XV device may be configured for low-power
mode (from the default high-performance mode). In addi-
tion, unused product-terms and macrocells are automati-
cally deactivated by the software to further conserve power.
For a general estimate of I
CC
, the following equation may be
used:
I
CC
(mA) =
MC
HP
(0.36) + MC
LP
(0.23) + MC(0.005 mA/MHz) f
Where:
MC
HP
= Macrocells in high-performance (default) mode
MC
LP
= Macrocells in low-power mode
MC = Total number of macrocells used
f = Clock frequency (MHz)
This calculation is based on typical operating conditions
using a pattern of 16-bit up/down counters in each Function
Block with no output loading. The actual I
CC
value varies
with the design application and should be verified during
normal system operation.
Figure 1
shows the above estimation in a graphical form.
0
XC9572XV High-performance
CPLD
DS052 (v2.2) August 27, 2001
0
5
Advance Product Specification
R
Figure 1:
Typical I
CC
vs. Frequency for XC9572XV
Clock Frequency (MHz)
T
C
0
100
200
DS052_01_012501
30
50
Low Power
150
50
10
70
90
High Performance
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC9572XL-10 | XC9572XL High Performance CPLD |
| XC9572XL-5VQ44C | XC9572XL High Performance CPLD |
| XC9572XL-7VQ44C | XC9572XL High Performance CPLD |
| XC9572-15PQ100I | XC9572 In-System Programmable CPLD |
| XC9572XL-5TQ100C | XC9572XL High Performance CPLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC9572XL-10VQ44I0768 | 制造商:Xilinx 功能描述: |
| XC9572XL-10VQ44I0932 | 制造商:Xilinx 功能描述: |
| XC9572XL-10VQ44Q | 制造商:Rochester Electronics LLC 功能描述: 制造商:Xilinx 功能描述: |
| XC9572XL-10VQ44Q0962 | 制造商:Xilinx 功能描述: |
| XC9572XL-10VQ64C | 功能描述:IC CPLD 72 MCELL C-TEMP 64-VQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - CPLD（復(fù)雜可編程邏輯器件） 系列:XC9500XL 標(biāo)準(zhǔn)包裝:24 系列:CoolRunner II 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時間 tpd(1):7.1ns 電壓電源 - 內(nèi)部:1.7 V ~ 1.9 V 邏輯元件/邏輯塊數(shù)目:24 宏單元數(shù):384 門數(shù):9000 輸入/輸出數(shù):173 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP（28x28） 包裝:托盤 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。