- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372877 > XC95288-15BG352C Flash Complex PLD PDF資料下載
參數(shù)資料
| 型號(hào)： | XC95288-15BG352C |
| 英文描述： | Flash Complex PLD |
| 中文描述： | 閃光復(fù)雜可編程邏輯器件 |
| 文件頁數(shù)： | 1/16頁 |
| 文件大小： | 133K |
| 代理商： | XC95288-15BG352C |
September 15, 1999 (Version 5.0)
1
Features
High-performance
-
5 ns pin-to-pin logic delays on all pins
-
f
CNT
to 125 MHz
Large density range
-
36 to 288 macrocells with 800 to 6,400 usable gates
5 V in-system programmable
-
Endurance of 10,000 program/erase cycles
-
Program/erase over full commercial voltage and
temperature range
Enhanced pin-locking architecture
Flexible 36V18 Function Block
-
90 product terms drive any or all of 18 macrocells
within Function Block
-
Global and product term clocks, output enables, set
and reset signals
Extensive IEEE Std 1149.1 boundary-scan (JTAG)
support
Programmable power reduction mode in each
macrocell
Slew rate control on individual outputs
User programmable ground pin capability
Extended pattern security features for design protection
High-drive 24 mA outputs
3.3 V or 5 V I/O capability
Advanced CMOS 5V FastFLASH technology
Supports parallel programming of multiple XC9500
devices
Family Overview
The XC9500 CPLD family provides advanced in-system
programming and test capabilities for high performance,
general purpose logic integration. All devices are in-system
programmable for a minimum of 10,000 program/erase
cycles. Extensive IEEE 1149.1 (JTAG) boundary-scan sup-
port is also included on all family members.
As shown in
Table 1
, logic density of the XC9500 devices
ranges from 800 to over 6,400 usable gates with 36 to 288
registers, respectively. Multiple package options and asso-
ciated I/O capacity are shown in
Table 2
. The XC9500 fam-
ily is fully pin-compatible allowing easy design migration
across multiple density options in a given package foot-
print.
The XC9500 architectural features address the require-
ments of in-system programmability. Enhanced pin-locking
capability avoids costly board rework. An expanded JTAG
instruction set allows version control of programming pat-
terns and in-system debugging. In-system programming
throughout the full device operating range and a minimum
of 10,000 program/erase cycles provide worry-free recon-
figurations and system field upgrades.
Advanced system features include output slew rate control
and user-programmable ground pins to help reduce system
noise. I/Os may be configured for 3.3 V or 5 V operation. All
outputs provide 24 mA drive.
Architecture Description
Each XC9500 device is a subsystem consisting of multiple
Function Blocks (FBs) and I/O Blocks (IOBs) fully intercon-
nected by the FastCONNECT switch matrix. The IOB pro-
vides buffering for device inputs and outputs. Each FB
provides programmable logic capability with 36 inputs and
18 outputs. The FastCONNECT switch matrix connects all
FB outputs and input signals to the FB inputs. For each FB,
12 to 18 outputs (depending on package pin-count) and
associated output enable signals drive directly to the IOBs.
See
Figure 1
.
0
XC9500 In-System Programmable
CPLD Family
September 15, 1999 (Version 5.0)
0
1*
R
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC95288-15BG352I | Flash Complex PLD |
| XC95288-15HQ208C | Flash Complex PLD |
| XC95288-15HQ208I | Flash Complex PLD |
| XC95288-20BG352C | Flash Complex PLD |
| XC95288XL-6BG352C | Flash Complex PLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC95288-15BG352I | 功能描述:IC CPLD 288 MCELL I-TEMP 352-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - CPLD（復(fù)雜可編程邏輯器件） 系列:XC9500 標(biāo)準(zhǔn)包裝:24 系列:CoolRunner II 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時(shí)間 tpd(1):7.1ns 電壓電源 - 內(nèi)部:1.7 V ~ 1.9 V 邏輯元件/邏輯塊數(shù)目:24 宏單元數(shù):384 門數(shù):9000 輸入/輸出數(shù):173 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP（28x28） 包裝:托盤 |
| XC95288-15BGG352C | 制造商:Xilinx 功能描述:XILINX XC95288-15BGG352C CPLD - Trays 制造商:Xilinx 功能描述:Xilinx XC95288-15BGG352C CPLD |
| XC95288-15BGG352I | 制造商:Xilinx 功能描述:XILINX XC95288-15BGG352I CPLD - Trays 制造商:Xilinx 功能描述:Xilinx XC95288-15BGG352I CPLD |
| XC95288-15HQ208C | 功能描述:IC CPLD SPEED GRADE 208-HQFP/COM RoHS:否 類別:集成電路 (IC) >> 嵌入式 - CPLD（復(fù)雜可編程邏輯器件） 系列:XC9500 標(biāo)準(zhǔn)包裝:24 系列:CoolRunner II 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時(shí)間 tpd(1):7.1ns 電壓電源 - 內(nèi)部:1.7 V ~ 1.9 V 邏輯元件/邏輯塊數(shù)目:24 宏單元數(shù):384 門數(shù):9000 輸入/輸出數(shù):173 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP（28x28） 包裝:托盤 |
| XC9528815HQ208I | 制造商:XILINX 功能描述:* |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。