參數(shù)資料
型號： XC6VCX195T-1FFG784C
廠商： Xilinx Inc
文件頁數(shù)： 44/52頁
文件大?。?/td> 0K
描述： IC FPGA VIRTEX 6 199K 784FFGBGA
產(chǎn)品培訓(xùn)模塊： Virtex-6 FPGA Overview
產(chǎn)品變化通告： Virtex-6 FIFO Input Logic Reset 18/Apr/2011
標準包裝： 1
系列： Virtex® 6 CXT
LAB/CLB數(shù)： 15600
邏輯元件/單元數(shù)： 199680
RAM 位總計： 12681216
輸入/輸出數(shù)： 400
電源電壓： 0.95 V ~ 1.05 V
安裝類型： 表面貼裝
工作溫度： 0°C ~ 85°C
封裝/外殼： 784-BBGA，F(xiàn)CBGA
供應(yīng)商設(shè)備封裝： 784-FCBGA
Virtex-6 CXT Family Data Sheet
DS153 (v1.6) February 11, 2011
Product Specification
49
Clock Switching Characteristics
The parameters in this section provide the necessary values for calculating timing budgets for Virtex-6 CXT FPGA clock
transmitter and receiver data-valid windows.
Table 64: Duty Cycle Distortion and Clock-Tree Skew
Symbol
Description
Device
Speed Grade
Units
-2
-1
TDCD_CLK
Global Clock Tree Duty Cycle Distortion(1)
All
0.12
ns
TCKSKEW
Global Clock Tree Skew(2)
XC6VCX75T
0.18
ns
XC6VCX130T
0.29
ns
XC6VCX195T
0.31
ns
XC6VCX240T
0.31
ns
TDCD_BUFIO
I/O clock tree duty cycle distortion
All
0.08
ns
TBUFIOSKEW
I/O clock tree skew across one clock region
All
0.03
ns
TBUFIOSKEW2
I/O clock tree skew across three clock regions
All
0.22
ns
TDCD_BUFR
Regional clock tree duty cycle distortion
All
0.15
ns
Notes:
1.
These parameters represent the worst-case duty cycle distortion observable at the pins of the device using LVDS output buffers. For cases
where other I/O standards are used, IBIS can be used to calculate any additional duty cycle distortion that might be caused by asymmetrical
rise/fall times.
2.
The TCKSKEW value represents the worst-case clock-tree skew observable between sequential I/O elements. Significantly less clock-tree
skew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx FPGA_Editor
and Timing Analyzer tools to evaluate clock skew specific to your application.
Table 65: Package Skew
Symbol
Description
Device
Package
Value
Units
TPKGSKEW
Package Skew(1)
XC6VCX75T
FF484
ps
FF784
ps
XC6VCX130T
FF484
95
ps
FF784
146
ps
FF1156
165
ps
XC6VCX195T
FF784
ps
FF1156
ps
XC6VCX240T
FF784
146
ps
FF1156
182
ps
Notes:
1.
These values represent the worst-case skew between any two SelectIO resources in the package: shortest flight time to longest flight time
from Pad to Ball (7.0 ps per mm).
2.
Package trace length information is available for these device/package combinations. This information can be used to deskew the package.
相關(guān)PDF資料
PDF描述
XCV600E-7FG680C IC FPGA 1.8V C-TEMP 680-FBGA
XC4VLX60-10FF1148I IC FPGA VIRTEX-4LX 1148FFBGA
AMM30DTKD CONN EDGECARD 60POS DIP .156 SLD
XC4VLX60-10FFG1148I IC FPGA VIRTEX-4 LX 60K 1148FBGA
RSC65DRYN-S93 CONN EDGECARD 130PS DIP .100 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC6VCX195T-1FFG784I 功能描述:IC FPGA VIRTEX 6 199K 784FFGBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Virtex® 6 CXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標準包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC6VCX195T-2FF1156C 制造商:Xilinx 功能描述:FPGA VIRTEX?-6 CXT FAMILY 199680 CELLS 40NM (CMOS) TECHNOLOG - Trays 制造商:Xilinx 功能描述:IC FPGA 600 I/O 1156FCBGA
XC6VCX195T-2FF1156I 制造商:Xilinx 功能描述:FPGA VIRTEX?-6 CXT FAMILY 199680 CELLS 40NM (CMOS) TECHNOLOG - Trays 制造商:Xilinx 功能描述:IC FPGA 600 I/O 1156FCBGA
XC6VCX195T-2FF784C 制造商:Xilinx 功能描述:FPGA VIRTEX?-6 CXT FAMILY 199680 CELLS 40NM (CMOS) TECHNOLOG - Trays 制造商:Xilinx 功能描述:IC FPGA VIRTEX 6 195K 784BGA
XC6VCX195T-2FF784I 制造商:Xilinx 功能描述:FPGA VIRTEX?-6 CXT FAMILY 199680 CELLS 40NM (CMOS) TECHNOLOG - Trays 制造商:Xilinx 功能描述:IC FPGA VIRTEX 6 195K 784BGA 制造商:Xilinx 功能描述:IC FPGA 400 I/O 784FCBGA
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*