- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄4189 > XC5VLX220T-2FF1738I (Xilinx Inc)IC FPGA VIRTEX-5 220K 1738FBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | XC5VLX220T-2FF1738I |
| 廠商： | Xilinx Inc |
| 文件頁(yè)數(shù)： | 67/91頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC FPGA VIRTEX-5 220K 1738FBGA |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | Virtex®-5 LXT |
| LAB/CLB數(shù)： | 17280 |
| 邏輯元件/單元數(shù)： | 221184 |
| RAM 位總計(jì)： | 7815168 |
| 輸入/輸出數(shù)： | 680 |
| 電源電壓： | 0.95 V ~ 1.05 V |
| 安裝類(lèi)型： | 表面貼裝 |
| 工作溫度： | -40°C ~ 100°C |
| 封裝/外殼： | 1738-BBGA，F(xiàn)CBGA |
| 供應(yīng)商設(shè)備封裝： | 1738-FCBGA |
| 配用： | 568-5088-ND - BOARD DEMO DAC1408D750 HW-AFX-FF1738-500-G-ND - BOARD DEV VIRTEX 5 FF1738 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)當(dāng)前第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
DS202 (v5.3) May 5, 2010
Product Specification
7
SelectIO DC Input and Output Levels
Values for VIL and VIH are recommended input voltages. Values for IOL and IOH are guaranteed over the recommended
operating conditions at the VOL and VOH test points. Only selected standards are tested. These are chosen to ensure that
all standards meet their specifications. The selected standards are tested at a minimum VCCO with the respective VOL and
VOH voltage levels shown. Other standards are sample tested.
Table 7: SelectIO DC Input and Output Levels
I/O Standard
VIL
VIH
VOL
VOH
IOL
IOH
V, Min
V, Max
V, Min
V, Max
V, Min
mA
LVTTL
–0.3
0.8
2.0
3.45
0.4
2.4
Note(3)
LVCMOS33,
LVDCI33
–0.3
0.8
2.0
3.45
0.4
VCCO – 0.4
Note(3)
LVCMOS25,
LVDCI25
–0.3
0.7
1.7
VCCO +0.3
0.4
VCCO – 0.4
Note(3)
LVCMOS18,
LVDCI18
–0.3
35% VCCO
65% VCCO
VCCO + 0.3
0.45
VCCO – 0.45
Note(4)
LVCMOS15,
LVDCI15
–0.3
35% VCCO
65% VCCO
VCCO + 0.3
25% VCCO
75% VCCO
Note(4)
LVCMOS12
–0.3
35% VCCO
65% VCCO
VCCO + 0.3
25% VCCO
75% VCCO
Note(6)
PCI33_3(5)
–0.2
30% VCCO
50% VCCO
VCCO
10% VCCO
90% VCCO
Note(5)
PCI66_3(5)
–0.2
30% VCCO
50% VCCO
VCCO
10% VCCO
90% VCCO
Note(5)
PCI-X(5)
–0.2
35% VCCO
50% VCCO
VCCO
10% VCCO
90% VCCO
Note(5)
GTLP
–0.3
VREF –0.1
VREF + 0.1
–
0.6
N/A
36
N/A
GTL
–0.3
VREF –0.05
VREF +0.05
–
0.4
N/A
32
N/A
HSTL I_12
–0.3
VREF –0.1
VREF +0.1
VCCO + 0.3
25% VCCO
75% VCCO
6.3
HSTL I(2)
–0.3
VREF –0.1
VREF +0.1
VCCO +0.3
0.4
VCCO –0.4
8
–8
HSTL II(2)
–0.3
VREF –0.1
VREF +0.1
VCCO +0.3
0.4
VCCO –0.4
16
–16
HSTL III(2)
–0.3
VREF –0.1
VREF +0.1
VCCO +0.3
0.4
VCCO – 0.4
24
–8
HSTL IV(2)
–0.3
VREF –0.1
VREF +0.1
VCCO +0.3
0.4
VCCO – 0.4
48
–8
DIFF HSTL I(2)
–0.3
50% VCCO – 0.1 50% VCCO +0.1
VCCO +0.3
–
DIFF HSTL II(2)
–0.3
50% VCCO – 0.1 50% VCCO +0.1
VCCO +0.3
–
SSTL2 I
–0.3
VREF –0.15
VREF +0.15
VCCO +0.3
VTT –0.61
VTT + 0.61
8.1
–8.1
SSTL2 II
–0.3
VREF –0.15
VREF +0.15
VCCO +0.3
VTT –0.81
VTT + 0.81
16.2
–16.2
DIFF SSTL2 I
–0.3
50%
VCCO –0.15
50%
VCCO +0.15
VCCO +0.3
–
DIFF SSTL2 II
–0.3
50%
VCCO –0.15
50%
VCCO +0.15
VCCO +0.3
–
SSTL18 I
–0.3
VREF – 0.125
VREF + 0.125
VCCO +0.3
VTT –0.47
VTT + 0.47
6.7
–6.7
SSTL18 II
–0.3
VREF – 0.125
VREF +0.125
VCCO +0.3
VTT –0.60
VTT + 0.60
13.4
–13.4
DIFF SSTL18 I
–0.3
50%
VCCO –0.125
50%
VCCO +0.125
VCCO +0.3
–
DIFF SSTL18 II
–0.3
50%
VCCO –0.125
50%
VCCO +0.125
VCCO +0.3
–
Notes:
1.
Tested according to relevant specifications.
2.
Applies to both 1.5V and 1.8V HSTL.
3.
Using drive strengths of 2, 4, 6, 8, 12, 16, or 24 mA.
4.
Using drive strengths of 2, 4, 6, 8, 12, or 16 mA.
5.
For more information on PCI33_3, PCI66_3, and PCI-X, refer to UG190: Virtex-5 FPGA User Guide, Chapter 6, 3.3V I/O Design Guidelines.
6.
Supported drive strengths of 2, 4, 6, or 8 mA.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC6VSX475T-1FFG1156I | IC FPGA VIRTEX 6 476K 1156FFGBGA |
| XC5VTX240T-2FFG1759C | IC FPGA VIRTEX5TXT 240K 1759FBGA |
| XC5VTX240T-2FF1759C | IC FPGA VIRTEX5TXT 240K 1759FBGA |
| XC6VHX565T-1FFG1923I | IC FPGA VIRTEX 1924FCBGA |
| XC5VLX330-1FFG1760C | IC FPGA VIRTEX-5 330K 1760FBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC5VLX220T-2FFG1738C | 功能描述:IC FPGA VIRTEX-5 220K 1738FBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門(mén)陣列） 系列:Virtex®-5 LXT 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門(mén)數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類(lèi)型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA（34.55x34.55） |
| XC5VLX220T-2FFG1738CES | 制造商:Xilinx 功能描述: |
| XC5VLX220T-2FFG1738I | 功能描述:IC FPGA VIRTEX-5 220K 1738FBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門(mén)陣列） 系列:Virtex®-5 LXT 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門(mén)數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類(lèi)型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA（34.55x34.55） |
| XC5VLX30 | 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Virtex-5 Family Overview |
| XC5VLX30-1FF324C | 功能描述:IC FPGA VIRTEX-5 30K 324FBGA RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門(mén)陣列） 系列:Virtex®-5 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門(mén)數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類(lèi)型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。