參數(shù)資料
      型號(hào): XC5VLX110-1FFG1760C
      廠商: Xilinx Inc
      文件頁數(shù): 55/91頁
      文件大?。?/td> 0K
      描述: IC FPGA VIRTEX-5 110K 1760FBGA
      標(biāo)準(zhǔn)包裝: 1
      系列: Virtex®-5 LX
      LAB/CLB數(shù): 8640
      邏輯元件/單元數(shù): 110592
      RAM 位總計(jì): 4718592
      輸入/輸出數(shù): 800
      電源電壓: 0.95 V ~ 1.05 V
      安裝類型: 表面貼裝
      工作溫度: 0°C ~ 85°C
      封裝/外殼: 1760-BBGA,F(xiàn)CBGA
      供應(yīng)商設(shè)備封裝: 1760-FCBGA
      配用: 568-5088-ND - BOARD DEMO DAC1408D750
      HW-V5-ML523-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5
      HW-AFX-FF1760-500-G-ND - BOARD DEV VIRTEX 5 FF1760
      Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
      DS202 (v5.3) May 5, 2010
      Product Specification
      59
      Table 78: Input Clock Tolerances
      Symbol
      Description
      Frequency Range
      Value
      Units
      Duty Cycle Input Tolerance (in %)
      TDUTYCYCRANGE_1
      PSCLK only
      < 1 MHz
      25 - 75
      %
      TDUTYCYCRANGE_1_50
      PSCLK and CLKIN
      1 - 50 MHz
      25 - 75
      %
      TDUTYCYCRANGE_50_100
      50 - 100 MHz
      30 - 70
      %
      TDUTYCYCRANGE_100_200
      100 - 200 MHz
      40 - 60
      %
      TDUTYCYCRANGE_200_400
      200 - 400 MHz(4)
      45 - 55
      %
      TDUTYCYCRANGE_400
      > 400 MHz
      45 - 55
      %
      Input Clock Cycle-Cycle Jitter (Low Frequency Mode)
      Speed Grade
      Units
      -3
      -2
      -1
      TCYCLFDLL
      CLKIN (using DLL outputs)(1)
      300.00
      345.00
      ps
      TCYCLFFX
      CLKIN (using DFS outputs)(2)
      300.00
      345.00
      ps
      Input Clock Cycle-Cycle Jitter (High Frequency Mode)
      TCYCHFDLL
      CLKIN (using DLL outputs)(1)
      150.00
      173.00
      ps
      TCYCHFFX
      CLKIN (using DFS outputs)(2)
      150.00
      173.00
      ps
      Input Clock Period Jitter (Low Frequency Mode)
      TPERLFDLL
      CLKIN (using DLL outputs)(1)
      1.00
      1.15
      ns
      TPERLFFX
      CLKIN (using DFS outputs)(2)
      1.00
      1.15
      ns
      Input Clock Period Jitter (High Frequency Mode)
      TPERHFDLL
      CLKIN (using DLL outputs)(1)
      1.00
      1.15
      ns
      TPERHFFX
      CLKIN (using DFS outputs)(2)
      1.00
      1.15
      ns
      Feedback Clock Path Delay Variation
      TCLKFB_DELAY_VAR
      CLKFB off-chip feedback
      1.00
      1.15
      ns
      Notes:
      1.
      DLL Outputs are used in these instances to describe the outputs: CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV.
      2.
      DFS Outputs are used in these instances to describe the outputs: CLKFX and CLKFX180.
      3.
      If both DLL and DFS outputs are used, follow the more restrictive specifications.
      4.
      This duty cycle specification does not apply to the GTP_DUAL to DCM or GTX_DUAL to DCM connection. The GTP transceivers drive the
      DCMs at the following frequencies: 320 MHz for -1 speed grade devices, 375 MHz for -2 speed grade devices, or 375 MHz for -3 speed
      grade devices. The GTX transceivers drive the DCMs at the following frequencies: 450 MHz for -1 speed grade devices or 500 MHz for -2
      speed grade devices.
      相關(guān)PDF資料
      PDF描述
      ACB106DHFD-S578 EDGECARD 212POS .050 SMD W/POSTS
      ABB106DHFD-S578 EDGECARD 212POS .050 SMD W/POSTS
      XC5VLX110-1FFG1153C IC FPGA VIRTEX-5 110K 1153FBGA
      XC5VLX110-1FF1760C IC FPGA VIRTEX-5 110K 1760FBGA
      HMC44DRAN CONN EDGECARD 88POS R/A .100 SLD
      相關(guān)代理商/技術(shù)參數(shù)
      參數(shù)描述
      XC5VLX110-1FFG1760CES 功能描述:IC FPGA VIRTEX5 ES 110K 1760FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-5 LX 標(biāo)準(zhǔn)包裝:1 系列:Kintex-7 LAB/CLB數(shù):25475 邏輯元件/單元數(shù):326080 RAM 位總計(jì):16404480 輸入/輸出數(shù):350 門數(shù):- 電源電壓:0.97 V ~ 1.03 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:900-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:900-FCBGA(31x31) 其它名稱:122-1789
      XC5VLX110-1FFG1760I 功能描述:IC FPGA VIRTEX-5 110K 1760FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-5 LX 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA(34.55x34.55)
      XC5VLX110-1FFG676C 功能描述:IC FPGA VIRTEX-5 110K 676FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-5 LX 標(biāo)準(zhǔn)包裝:24 系列:ECP2 LAB/CLB數(shù):1500 邏輯元件/單元數(shù):12000 RAM 位總計(jì):226304 輸入/輸出數(shù):131 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP(28x28)
      XC5VLX110-1FFG676CES 功能描述:IC FPGA VIRTEX-5 ES 110K 676FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-5 LX 標(biāo)準(zhǔn)包裝:1 系列:Kintex-7 LAB/CLB數(shù):25475 邏輯元件/單元數(shù):326080 RAM 位總計(jì):16404480 輸入/輸出數(shù):350 門數(shù):- 電源電壓:0.97 V ~ 1.03 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:900-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:900-FCBGA(31x31) 其它名稱:122-1789
      XC5VLX110-1FFG676I 功能描述:IC FPGA VIRTEX-5 110K 676FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-5 LX 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA(34.55x34.55)