參數(shù)資料
型號(hào): XC5VFX30T-1FFG665CES
廠商: Xilinx Inc
文件頁數(shù): 37/91頁
文件大?。?/td> 0K
描述: IC FPGA VIRTEX5FX 30K 665FCBGA
標(biāo)準(zhǔn)包裝: 1
系列: Virtex®-5 FXT
LAB/CLB數(shù): 2560
邏輯元件/單元數(shù): 32768
RAM 位總計(jì): 2506752
輸入/輸出數(shù): 360
電源電壓: 0.95 V ~ 1.05 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 665-BBGA,F(xiàn)CBGA
供應(yīng)商設(shè)備封裝: 665-FCBGA
配用: 568-5088-ND - BOARD DEMO DAC1408D750
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
DS202 (v5.3) May 5, 2010
Product Specification
42
Input Serializer/Deserializer Switching Characteristics
Table 62: ISERDES Switching Characteristics
Symbol
Description
Speed Grade
Units
-3
-2
-1
Setup/Hold for Control Lines
TISCCK_BITSLIP/ TISCKC_BITSLIP
BITSLIP pin Setup/Hold with respect to CLKDIV
0.10
0.00
0.11
0.00
0.12
0.00
ns
TISCCK_CE / TISCKC_CE(2)
CE pin Setup/Hold with respect to CLK (for CE1)
0.43
–0.24
0.49
–0.24
0.59
–0.24
ns
TISCCK_CE2 / TISCKC_CE2(2)
CE pin Setup/Hold with respect to CLKDIV (for CE2)
0.03
0.11
0.04
0.13
0.06
0.15
ns
Setup/Hold for Data Lines
TISDCK_D /TISCKD_D
D pin Setup/Hold with respect to CLK
0.34
–0.12
0.37
–0.12
0.39
–0.12
ns
TISDCK_DDLY /TISCKD_DDLY
DDLY pin Setup/Hold with respect to CLK (using
IODELAY)
0.31
–0.09
0.33
–0.09
0.36
–0.08
ns
TISDCK_DDR /TISCKD_DDR
D pin Setup/Hold with respect to CLK at DDR mode
0.34
–0.12
0.37
–0.12
0.39
–0.12
ns
TISDCK_DDLY_DDR
TISCKD_DDLY_DDR
D pin Setup/Hold with respect to CLK at DDR mode
(using IODELAY)
0.31
–0.09
0.33
–0.09
0.36
–0.08
ns
Sequential Delays
TISCKO_Q
CLKDIV to out at Q pin
0.46
0.51
0.60
ns
Propagation Delays
TISDO_DO
D input to DO output pin
0.20
0.22
0.26
ns
Notes:
1.
Recorded at 0 tap value.
2.
TISCCK_CE2 and TISCKC_CE2 are reported as TISCCK_CE/TISCKC_CE in TRACE report.
相關(guān)PDF資料
PDF描述
IDT7140LA25JI8 IC SRAM 8KBIT 25NS 52PLCC
IDT7130LA25JI8 IC SRAM 8KBIT 25NS 52PLCC
IDT7130LA25JGI8 IC SRAM 8KBIT 25NS 52PLCC
IDT7140SA25J IC SRAM 8KBIT 25NS 52PLCC
IDT7130SA25J IC SRAM 8KBIT 25NS 52PLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC5VFX30T-1FFG665CES9992 制造商:Xilinx 功能描述:
XC5VFX30T-1FFG665I 功能描述:IC FPGA VIRTEX-5FX 30K 665-FCBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Virtex®-5 FXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC5VFX30T-2FF665C 制造商:Xilinx 功能描述:FPGA VIRTEX-5 65NM 1V 665FCBGA - Trays 制造商:Xilinx 功能描述:IC FPGA VIRTEX5FX 30K 665-FCBGA
XC5VFX30T-2FF665I 功能描述:IC FPGA VIRTEX-5FXT 665FFBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Virtex®-5 FXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC5VFX30T-2FFG665C 功能描述:IC FPGA VIRTEX-5FX 30K 665-FCBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Virtex®-5 FXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5