參數(shù)資料
型號: XC5206-5PQ240C
廠商: Xilinx, Inc.
英文描述: Field Programmable Gate Arrays
中文描述: 現(xiàn)場可編程門陣列
文件頁數(shù): 29/73頁
文件大小: 598K
代理商: XC5206-5PQ240C
R
November 5, 1998 (Version 5.2)
7-117
XC5200 Series Field Programmable Gate Arrays
7
.
Note:
1. At power-up, VCC must rise from 2.0 V to VCC min in less then 25 ms, otherwise delay configuration by pulling PROGRAM
Low until VCC is Valid.
2. The first Data byte is loaded and CCLK starts at the end of the first RCLK active cycle (rising edge).
This timing diagram shows that the EPROM requirements are extremely relaxed. EPROM access time can be longer than
500 ns. EPROM data output has no hold-time requirements.
Figure 32: Master Parallel Mode Programming Switching Characteristics
Address for Byte n
Byte
2 TDRC
Address for Byte n + 1
D7
D6
A0-A17
(output)
D0-D7
RCLK
(output)
CCLK
(output)
DOUT
(output)
1 TRAC
7 CCLKs
CCLK
3 TRCD
Byte n - 1
X6078
Description
Symbol
Min
Max
Units
CCLK
Delay to Address valid
1
TRAC
0
200
ns
Data setup time
2
TDRC
60
ns
Data hold time
3
TRCD
0ns
相關(guān)PDF資料
PDF描述
XC5206-5VQ64C Field Programmable Gate Arrays
XC5206-6BG225C Field Programmable Gate Arrays
XC5206-6BG352C Field Programmable Gate Arrays
XC5206-6HQ208C Field Programmable Gate Arrays
XC5206-6HQ240C CTV 6C 6#22D PIN RECP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC5206-5TQ144C 功能描述:IC FPGA 196 CLB'S 144-TQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:XC5200 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標準包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計:3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA(34.55x34.55)
XC5206-5TQ144C0262 制造商:Xilinx 功能描述:
XC5206-5TQ144I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
XC5206-5TQ176C 制造商:Xilinx 功能描述: 制造商:Xilinx 功能描述:FPGA, 196 CLBS, 6000 GATES, 83 MHz, PQFP176
XC5206-5VQ100C 制造商:Xilinx 功能描述: