<s id="bqfrd"></s>

收藏本站
  • 您好,
    買(mǎi)賣(mài)IC網(wǎng)歡迎您。
  • 請(qǐng)登錄
  • 免費(fèi)注冊(cè)
  • 我的買(mǎi)賣(mài)
  • 新采購(gòu)0
  • VIP會(huì)員服務(wù)
  • [北京]010-87982920
  • [深圳]0755-82701186
  • 網(wǎng)站導(dǎo)航
發(fā)布緊急采購(gòu)
  • IC現(xiàn)貨
  • IC急購(gòu)
  • 電子元器件
VIP會(huì)員服務(wù)
  • 您現(xiàn)在的位置:買(mǎi)賣(mài)IC網(wǎng) > PDF目錄371340 > XC5206-5PQ208I Field Programmable Gate Array (FPGA) PDF資料下載
參數(shù)資料
型號(hào): XC5206-5PQ208I
英文描述: Field Programmable Gate Array (FPGA)
中文描述: 現(xiàn)場(chǎng)可編程門(mén)陣列(FPGA)
文件頁(yè)數(shù): 5/73頁(yè)
文件大?。?/td> 598K
代理商: XC5206-5PQ208I
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)
R
November 5, 1998 (Version 5.2)
7-87
XC5200 Series Field Programmable Gate Arrays
7
single-length lines, double-length lines, and Longlines all
routed through the GRM. The direct connects, LIM, and
logic-cell
feedthrough
are
Versa-Block. Throughout the XC5200 interconnect, an effi-
cient multiplexing scheme, in combination with three layer
metal (TLM), was used to improve the overall efficiency of
silicon usage.
contained
within
each
Performance Overview
The XC5200 family has been benchmarked with many
designs running synchronous clock rates beyond 66 MHz.
The performance of any design depends on the circuit to be
implemented, and the delay through the combinatorial and
sequential logic elements, plus the delay in the intercon-
nect routing. A rough estimate of timing can be made by
assuming 3-6 ns per logic level, which includes direct-con-
nect routing delays, depending on speed grade. More
accurate estimations can be made using the information in
the Switching Characteristic Guideline section.
Taking Advantage of Reconfiguration
FPGA devices can be reconfigured to change logic function
while resident in the system. This capability gives the sys-
tem designer a new degree of freedom not available with
any other type of logic.
Hardware can be changed as easily as software. Design
updates or modifications are easy, and can be made to
products already in the field. An FPGA can even be recon-
figured dynamically to perform different functions at differ-
ent times.
Reconfigurable logic can be used to implement system
self-diagnostics, create systems capable of being reconfig-
ured for different environments or operations, or implement
multi-purpose hardware for a given application. As an
added benefit, using reconfigurable FPGA devices simpli-
fies hardware design and debugging and shortens product
time-to-market.
Detailed Functional Description
Configurable Logic Blocks (CLBs)
Figure 4
shows the logic in the XC5200 CLB, which con-
sists of four Logic Cells (LC[3:0]). Each Logic Cell consists
of an independent 4-input Lookup Table (LUT), and a
D-Type flip-flop or latch with common clock, clock enable,
and clear, but individually selectable clock polarity. Addi-
tional logic features provided in the CLB are:
An independent 5-input LUT by combining two 4-input
LUTs.
High-speed carry propagate logic.
High-speed pattern decoding.
High-speed direct connection to flip-flop D-inputs.
Individual selection of either a transparent,
level-sensitive latch or a D flip-flop.
Four 3-state buffers with a shared Output Enable.
5-Input Functions
Figure 5
illustrates how the outputs from the LUTs from
LC0 and LC1 can be combined with a 2:1 multiplexer
(F5_MUX) to provide a 5-input function. The outputs from
the LUTs of LC2 and LC3 can be similarly combined.
Figure 5: Two LUTs in Parallel Combined to Create a
5-input Function
out
Q
Qout
DO
Q
D
FD
X
FD
CO
DI
X
CLR
LC0
CK
CE
5-Input Function
D
DO
F5_MUX
DI
F
F4
F3
F2
F1
F4
F3
F2
F1
I1
I2
I3
I4
I5
CI
F
LC1
X5710
相關(guān)PDF資料
PDF描述
XC5206-5TQ144I Field Programmable Gate Array (FPGA)
XC5206-5VQ100I Field Programmable Gate Array (FPGA)
XC5206-6TQ144I Field Programmable Gate Array (FPGA)
XC5206-6VQ100I Field Programmable Gate Array (FPGA)
XC5210-3BG225I Field Programmable Gate Array (FPGA)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC5206-5PQ240C 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Field Programmable Gate Arrays
XC5206-5TQ144C 功能描述:IC FPGA 196 CLB'S 144-TQFP RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:XC5200 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門(mén)數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類(lèi)型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA(34.55x34.55)
XC5206-5TQ144C0262 制造商:Xilinx 功能描述:
XC5206-5TQ144I 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field Programmable Gate Array (FPGA)
XC5206-5TQ176C 制造商:Xilinx 功能描述: 制造商:Xilinx 功能描述:FPGA, 196 CLBS, 6000 GATES, 83 MHz, PQFP176
發(fā)布緊急采購(gòu),3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào),填寫(xiě)一行即可)

發(fā)布成功!您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái),查看報(bào)價(jià)

發(fā)布成功!您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái),查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*
  • VIP會(huì)員服務(wù) |
  • 廣告服務(wù) |
  • 付款方式 |
  • 聯(lián)系我們 |
  • 招聘銷(xiāo)售 |
  • 免責(zé)條款 |
  • 網(wǎng)站地圖

感谢您访问我们的网站,您可能还对以下资源感兴趣:

三级特黄60分钟在线观看,美女在线永久免费网站,边吃奶边摸下很爽视频,娇妻在厨房被朋友玩得呻吟`

<li id="pdhsa"></li>