參數(shù)資料
型號(hào): XC5204-6VQ100C
廠商: Xilinx Inc
文件頁(yè)數(shù): 46/73頁(yè)
文件大?。?/td> 0K
描述: IC FPGA 120 CLB'S 100-VQFP
產(chǎn)品變化通告: XC1700 PROMs,XC5200,HQ,SCD Parts Discontinuation 19/Jul/2010
標(biāo)準(zhǔn)包裝: 90
系列: XC5200
LAB/CLB數(shù): 120
邏輯元件/單元數(shù): 480
輸入/輸出數(shù): 81
門數(shù): 6000
電源電壓: 4.75 V ~ 5.25 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 100-TQFP
供應(yīng)商設(shè)備封裝: 100-VQFP(14x14)
其它名稱: 122-1137
R
XC5200 Series Field Programmable Gate Arrays
7-132
November 5, 1998 (Version 5.2)
XC5200 Boundary Scan (JTAG) Switching Characteristic Guidelines
The following guidelines reflect worst-case values over the recommended operating conditions. They are expressed in units
of nanoseconds and apply to all XC5200 devices unless otherwise noted.
Speed Grade
-6
-5
-4
-3
Description
Symbol
Min
Max
Min
Max
Min
Max
Min
Max
Setup and Hold
Input (TDI) to clock (TCK)
setup time
Input (TDI) to clock (TCK)
hold time
Input (TMS) to clock (TCK)
setup time
Input (TMS) to clock (TCK)
hold time
TTDITCK
TTCKTDI
TTMSTCK
TTCKTMS
30.0
0
15.0
0
30.0
0
15.0
0
30.0
0
15.0
0
30.0
0
15.0
0
Propagation Delay
Clock (TCK) to Pad (TDO)
TTCKPO
30.0
Clock
Clock (TCK) High
Clock (TCK) Low
TTCKH
TTCKL
30.0
FMAX (MHz)
FMAX
10.0
Note 1:
Input pad setup and hold times are specified with respect to the internal clock.
Product Obsolete or Under Obsolescence
相關(guān)PDF資料
PDF描述
XC5204-6TQ144C IC FPGA 120 CLB'S 144-TQFP
AMM28DTBT-S189 CONN EDGECARD 56POS R/A .156 SLD
IDT71V3557S85PFG8 IC SRAM 4MBIT 85NS 100TQFP
AMM28DTAT-S189 CONN EDGECARD 56POS R/A .156 SLD
IDT71V3557S80PFG8 IC SRAM 4MBIT 80NS 100TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC5204-6VQ100I 制造商:Xilinx 功能描述:
XC5204-6VQ64C 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays
XC5204-6VQG100C 制造商:Xilinx 功能描述:FPGA XC5200 6K GATES 480 CELLS 83MHZ COMM 0.5UM 5V 100VTQFP - Trays 制造商:Xilinx 功能描述:Xilinx XC5204-6VQG100C FPGA
XC5206 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays
XC5206-3BG225C 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays