參數(shù)資料
型號: XC4036XL-3HQ304I
廠商: Xilinx Inc
文件頁數(shù): 55/68頁
文件大?。?/td> 0K
描述: IC FPGA I-TEMP 3.3V 3SPD 304HQFP
產(chǎn)品變化通告: XC4000(XL,XLA,E) Discontinuation 15/Nov/2004
標準包裝: 12
系列: XC4000E/X
LAB/CLB數(shù): 1296
邏輯元件/單元數(shù): 3078
RAM 位總計: 41472
輸入/輸出數(shù): 256
門數(shù): 36000
電源電壓: 3 V ~ 3.6 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 304-BFQFP 裸露焊盤
供應商設備封裝: 304-PQFP(40x40)
R
May 14, 1999 (Version 1.6)
6-63
XC4000E and XC4000X Series Field Programmable Gate Arrays
6
Figure 55: Master Parallel Mode Programming Switching Characteristics
Address for Byte n
Byte
2 TDRC
Address for Byte n + 1
D7
D6
A0-A17
(output)
D0-D7
RCLK
(output)
CCLK
(output)
DOUT
(output)
1 TRAC
7 CCLKs
CCLK
3 TRCD
Byte n - 1
X6078
Description
Symbol
Min
Max
Units
RCLK
Delay to Address valid
1
TRAC
0
200
ns
Data setup time
2
TDRC
60
ns
Data hold time
3
TRCD
0ns
Notes:
1. At power-up, Vcc must rise from 2.0 V to Vcc min in less than 25 ms, otherwise delay conguration by pulling PROGRAM
Low until Vcc is valid.
2. The rst Data byte is loaded and CCLK starts at the end of the rst RCLK active cycle (rising edge).
This timing diagram shows that the EPROM requirements are extremely relaxed. EPROM access time can be longer than
500 ns. EPROM data output has no hold-time requirements.
Product Obsolete or Under Obsolescence
相關(guān)PDF資料
PDF描述
65801-023LF CLINCHER RECEPTACLE ASSY TIN
65801-019LF CLINCHER RECEPTACLE ASSY TIN
XC4052XL-3HQ240I IC FPGA I-TEMP 3.3V 3SPD 240HQFP
XC4052XL-3HQ240C IC FPGA C-TEMP 3.3V 3SPD 240HQFP
XC4052XL-3BG560I IC FPGA I-TEMP 3.3V 3SPD 560MBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC4036XLA-07HQ208C 制造商:Xilinx 功能描述:
XC4036XLA-08HQ160I 制造商:Xilinx 功能描述:
XC4036XLA-08HQ208I 制造商:Xilinx 功能描述:
XC4036XLA-08HQ240C 制造商:Xilinx 功能描述:
XC4036XLA-09BG352C 制造商:Xilinx 功能描述: