參數(shù)資料
型號(hào): XC4028EX-3HQ208C
廠商: Xilinx Inc
文件頁數(shù): 61/68頁
文件大小: 0K
描述: IC FPGA 1024 CLB'S 208-HQFP
標(biāo)準(zhǔn)包裝: 24
系列: XC4000E/X
LAB/CLB數(shù): 1024
邏輯元件/單元數(shù): 2432
RAM 位總計(jì): 32768
輸入/輸出數(shù): 160
門數(shù): 28000
電源電壓: 4.75 V ~ 5.25 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 208-BFQFP 裸露焊盤
供應(yīng)商設(shè)備封裝: 208-PQFP(28x28)
其它名稱: 122-1127
R
XC4000E and XC4000X Series Field Programmable Gate Arrays
6-68
May 14, 1999 (Version 1.6)
Conguration Switching Characteristics
Master Modes (XC4000E/EX)
Master Modes (XC4000XL)
Slave and Peripheral Modes (All)
Description
Symbol
Min
Max
Units
Power-On Reset
M0 = High
TPOR
10
40
ms
M0 = Low
TPOR
40
130
ms
Program Latency
TPI
30
200
s per
CLB column
CCLK (output) Delay
TICCK
40
250
s
CCLK (output) Period, slow
TCCLK
640
2000
ns
CCLK (output) Period, fast
TCCLK
80
250
ns
Description
Symbol
Min
Max
Units
Power-On Reset
M0 = High
TPOR
10
40
ms
M0 = Low
TPOR
40
130
ms
Program Latency
TPI
30
200
s per
CLB column
CCLK (output) Delay
TICCK
40
250
s
CCLK (output) Period, slow
TCCLK
540
1600
ns
CCLK (output) Period, fast
TCCLK
67
200
ns
Description
Symbol
Min
Max
Units
Power-On Reset
TPOR
10
33
ms
Program Latency
TPI
30
200
s per
CLB column
CCLK (input) Delay (required)
TICCK
4
s
CCLK (input) Period (required)
TCCLK
100
ns
VALID
PROGRAM
INIT
Vcc
PI
T
POR
T
ICCK
T
CCLK
T
CCLK OUTPUT or INPUT
M0, M1, M2
DONE RESPONSE
<300 ns
>300 ns
RE-PROGRAM
X1532
(Required)
I/O
Product Obsolete or Under Obsolescence
相關(guān)PDF資料
PDF描述
XC4028EX-2HQ208C IC FPGA 1024 CLB'S 208-HQFP
IDT71V424L15PHGI8 IC SRAM 4MBIT 15NS 44TSOP
IDT7164S25YGI IC SRAM 64KBIT 25NS 28SOJ
XC4025E-3HQ240C IC FPGA 1024 CLB'S 240-HQFP
XC4013E-3PQ160C IC FPGA 576 CLB'S 160-PQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC4028EX-3HQ208I 制造商:Xilinx 功能描述:
XC4028EX-3HQ240C 制造商:Xilinx 功能描述:
XC4028EX-3HQ240I 制造商:Xilinx 功能描述:
XC4028EX-3HQ304C 制造商:Xilinx 功能描述:
XC4028EX-4BG352I 制造商:Xilinx 功能描述: 制造商:Xilinx 功能描述:FPGA, 1024 CLBS, 18000 GATES, 143 MHz, PBGA352