參數(shù)資料
    型號: XC4013XL-2HT176C
    廠商: Xilinx Inc
    文件頁數(shù): 34/68頁
    文件大?。?/td> 0K
    描述: IC FPGA C 3.3V 2SPD 176HTQFP
    產(chǎn)品變化通告: XC4000(XL,XLA,E) Discontinuation 15/Nov/2004
    標準包裝: 40
    系列: XC4000E/X
    LAB/CLB數(shù): 576
    邏輯元件/單元數(shù): 1368
    RAM 位總計: 18432
    輸入/輸出數(shù): 145
    門數(shù): 13000
    電源電壓: 3 V ~ 3.6 V
    安裝類型: 表面貼裝
    工作溫度: 0°C ~ 85°C
    封裝/外殼: 176-LQFP 裸露焊盤
    供應(yīng)商設(shè)備封裝: 176-TQFP(24x24)
    R
    XC4000E and XC4000X Series Field Programmable Gate Arrays
    6-8
    May 14, 1999 (Version 1.6)
    Input Thresholds
    The input thresholds of 5V devices can be globally cong-
    ured for either TTL (1.2 V threshold) or CMOS (2.5 V
    threshold), just like XC2000 and XC3000 inputs. The two
    global adjustments of input threshold and output level are
    independent of each other. The XC4000XL family has an
    input threshold of 1.6V, compatible with both 3.3V CMOS
    and TTL levels.
    Global Signal Access to Logic
    There is additional access from global clocks to the F and
    G function generator inputs.
    Conguration Pin Pull-Up Resistors
    During configuration, these pins have weak pull-up resis-
    tors. For the most popular configuration mode, Slave
    Serial, the mode pins can thus be left unconnected. The
    three mode inputs can be individually configured with or
    without weak pull-up or pull-down resistors. A pull-down
    resistor value of 4.7 k
    is recommended.
    The three mode inputs can be individually congured with
    or without weak pull-up or pull-down resistors after congu-
    ration.
    The PROGRAM input pin has a permanent weak pull-up.
    Soft Start-up
    Like the XC3000A, XC4000 Series devices have “Soft
    Start-up.” When the conguration process is nished and
    the device starts up, the rst activation of the outputs is
    automatically slew-rate limited. This feature avoids poten-
    tial ground bounce when all outputs are turned on simulta-
    neously. Immediately after start-up, the slew rate of the
    individual outputs is, as in the XC4000 family, determined
    by the individual conguration option.
    XC4000 and XC4000A Compatibility
    Existing XC4000 bitstreams can be used to congure an
    XC4000E device. XC4000A bitstreams must be recompiled
    for use with the XC4000E due to improved routing
    resources, although the devices are pin-for-pin compatible.
    Additional Improvements in XC4000X Only
    Increased Routing
    New interconnect in the XC4000X includes twenty-two
    additional vertical lines in each column of CLBs and twelve
    new horizontal lines in each row of CLBs. The twelve “Quad
    Lines” in each CLB row and column include optional repow-
    ering buffers for maximum speed. Additional high-perfor-
    mance routing near the IOBs enhances pin exibility.
    Faster Input and Output
    A fast, dedicated early clock sourced by global clock buffers
    is available for the IOBs. To ensure synchronization with the
    regular global clocks, a Fast Capture latch driven by the
    early clock is available. The input data can be initially
    loaded into the Fast Capture latch with the early clock, then
    transferred to the input ip-op or latch with the low-skew
    global clock. A programmable delay on the input can be
    used to avoid hold-time requirements. See “IOB Input Sig-
    nals” on page 20 for more information.
    Latch Capability in CLBs
    Storage elements in the XC4000X CLB can be congured
    as either ip-ops or latches. This capability makes the
    FPGA highly synthesis-compatible.
    IOB Output MUX From Output Clock
    A multiplexer in the IOB allows the output clock to select
    either the output data or the IOB clock enable as the output
    to the pad. Thus, two different data signals can share a sin-
    gle output pad, effectively doubling the number of device
    outputs without requiring a larger, more expensive pack-
    age. This multiplexer can also be congured as an
    AND-gate to implement a very fast pin-to-pin path. See
    Additional Address Bits
    Larger devices require more bits of conguration data. A
    daisy chain of several large XC4000X devices may require
    a PROM that cannot be addressed by the eighteen address
    bits supported in the XC4000E. The XC4000X Series
    therefore extends the addressing in Master Parallel cong-
    uration mode to 22 bits.
    Product Obsolete or Under Obsolescence
    相關(guān)PDF資料
    PDF描述
    ABC65DRYH-S734 CONN EDGECARD 130PS DIP .100 SLD
    1-88859-5 CONN RCPT 16POS HOUSING FFC .100
    IDT7130SA55TF8 IC SRAM 8KBIT 55NS 64STQFP
    IDT71V3556SA166BQGI8 IC SRAM 4MBIT 166MHZ 165FBGA
    1-88859-4 CONN RCPT HOUSING 11POS .100
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    XC4013XL-2HT176I 功能描述:IC FPGA I 3.3V 2SPD 176HTQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:XC4000E/X 標準包裝:1 系列:Kintex-7 LAB/CLB數(shù):25475 邏輯元件/單元數(shù):326080 RAM 位總計:16404480 輸入/輸出數(shù):350 門數(shù):- 電源電壓:0.97 V ~ 1.03 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:900-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:900-FCBGA(31x31) 其它名稱:122-1789
    XC4013XL-2HT176M 制造商:XILINX 制造商全稱:XILINX 功能描述:XC4000E and XC4000X Series Field Programmable Gate Arrays
    XC4013XL-2PQ160C 功能描述:IC FPGA C-TEMP 3.3V 2SPD 160PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:XC4000E/X 標準包裝:1 系列:Kintex-7 LAB/CLB數(shù):25475 邏輯元件/單元數(shù):326080 RAM 位總計:16404480 輸入/輸出數(shù):350 門數(shù):- 電源電壓:0.97 V ~ 1.03 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:900-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:900-FCBGA(31x31) 其它名稱:122-1789
    XC4013XL-2PQ160I 功能描述:IC FPGA I-TEMP 3.3V 2SPD 160PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:XC4000E/X 標準包裝:1 系列:Kintex-7 LAB/CLB數(shù):25475 邏輯元件/單元數(shù):326080 RAM 位總計:16404480 輸入/輸出數(shù):350 門數(shù):- 電源電壓:0.97 V ~ 1.03 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:900-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:900-FCBGA(31x31) 其它名稱:122-1789
    XC4013XL-2PQ160M 制造商:XILINX 制造商全稱:XILINX 功能描述:XC4000E and XC4000X Series Field Programmable Gate Arrays