
Spartan-3E FPGA Family: DC and Switching Characteristics
DS312 (v4.1) July 19, 2013
Product Specification
129
Table 92: Timing for the IOB Output Path
Symbol
Description
Conditions
Device
Speed Grade
Units
-5
-4
Min
Clock-to-Output Times
TIOCKP
When reading from the Output Flip-Flop (OFF), the
time from the active transition at the OCLK input to
data appearing at the Output pin
12 mA output drive,
Fast slew rate
All
2.18
2.50
ns
Propagation Times
TIOOP
The time it takes for data to travel from the IOB’s O
input to the Output pin
12 mA output drive,
Fast slew rate
All
2.24
2.58
ns
TIOOLP
The time it takes for data to travel from the O input
through the OFF latch to the Output pin
2.32
2.67
ns
Set/Reset Times
TIOSRP
Time from asserting the OFF’s SR input to
setting/resetting data at the Output pin
12 mA output drive,
Fast slew rate
All
3.27
3.76
ns
TIOGSRQ
Time from asserting the Global Set Reset (GSR)
input on the STARTUP_SPARTAN3E primitive to
setting/resetting data at the Output pin
8.40
9.65
ns
Notes:
1.
The numbers in this table are tested using the methodology presented in
Table 95 and are based on the operating conditions set forth in
2.
This time requires adjustment whenever a signal standard other than LVCMOS25 with 12 mA drive and Fast slew rate is assigned to the data
Output. When this is true, add the appropriate Output adjustment from
Table 94.
3.
For minimum delays use the values reported by the Timing Analyzer.