參數(shù)資料
型號: XC3090L-8PC84I
廠商: Xilinx Inc
文件頁數(shù): 25/76頁
文件大小: 0K
描述: IC FPGA 3.3V I-TEMP 84-PLCC
產(chǎn)品變化通告: XC3000(L) Discontinuation 01/Feb/2003
標準包裝: 15
系列: XC3000A/L
LAB/CLB數(shù): 320
RAM 位總計: 64160
輸入/輸出數(shù): 70
門數(shù): 6000
電源電壓: 3 V ~ 3.6 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 84-LCC(J 形引線)
供應商設(shè)備封裝: 84-PLCC
R
November 9, 1998 (Version 3.1)
7-33
XC3000 Series Field Programmable Gate Arrays
7
Program Readback Switching Characteristics
Notes:
1. During Readback, CCLK frequency may not exceed 1 MHz.
2. RETRIG (M0 positive transition) shall not be done until after one clock following active I/O pins.
3. Readback should not be initiated until configuration is complete.
4. TCCLR is 5 s min to 15 s max for XC3000L.
1 TRTH
5
3
4
2
TCCL
TCCRD
TCCL
TRTCC
DONE/PROG
(OUTPUT)
X6116
RTRIG (M0)
CCLK(1)
VALID
READBACK OUTPUT
HI-Z
VALID
READBACK OUTPUT
M1 Input/
RDATA Output
Description
Symbol
Min
Max
Units
RTRIG
RTRIG High
1
TRTH
250
ns
CCLK
RTRIG setup
RDATA delay
High time
Low time
2
3
4
5
TRTCC
TCCRD
TCCHR
TCCLR
200
0.5
100
5
ns
s
Product Obsolete or Under Obsolescence
相關(guān)PDF資料
PDF描述
FMC18DREN-S13 CONN EDGECARD 36POS .100 EXTEND
FMC18DREH-S13 CONN EDGECARD 36POS .100 EXTEND
FMM28DSEF CONN EDGECARD 56POS .156 EYELET
FMM28DRKF CONN EDGECARD 56POS DIP .156 SLD
AMC30DRAS-S734 CONN EDGECARD 60POS .100 R/A PCB
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC31 制造商:TOREX 制造商全稱:Torex Semiconductor 功能描述:Temperature Controlled Voltage Regulators
XC3100 制造商:XILINX 制造商全稱:XILINX 功能描述:Logic Cell Array Families
XC3100A 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
XC3100A/L 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
XC3100L 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)