參數(shù)資料
型號: XC3090A-7PC84C
廠商: Xilinx Inc
文件頁數(shù): 24/76頁
文件大?。?/td> 0K
描述: IC LOGIC CL ARRAY 9000GAT 84PLCC
產(chǎn)品變化通告: Product Discontinuation 27/Apr/2010
標準包裝: 1
系列: XC3000A/L
LAB/CLB數(shù): 320
RAM 位總計: 64160
輸入/輸出數(shù): 70
門數(shù): 6000
電源電壓: 4.75 V ~ 5.25 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 84-LCC(J 形引線)
供應商設備封裝: 84-PLCC
其它名稱: 122-1034
XC3090A-7PC84C-ND
R
XC3000 Series Field Programmable Gate Arrays
7-32
November 9, 1998 (Version 3.1)
Notes:
1. The max limit of CCLK Low time is caused by dynamic circuitry inside the FPGA.
2. Configuration must be delayed until the INIT of all FPGAs is High.
3. At power-up, VCC must rise from 2.0 V to VCC min in less than 25 ms. If this is not possible, configuration can be delayed by
holding RESET Low until VCC has reached 4.0 V (2.5 V for the XC3000L). A very long VCC rise time of >100 ms, or a
non-monotonically rising VCC may require a >6-s High level on RESET, followed by a >6-s Low level on RESET and D/P
after VCC has reached 4.0 V (2.5 V for the XC3000L).
Figure 30: Slave Serial Mode Programming Switching Characteristics
4 TCCH
Bit n
Bit n + 1
Bit n
Bit n - 1
3 TCCO
5 TCCL
2 TCCD
1 TDCC
DIN
CCLK
DOUT
(Output)
X5379
Description
Symbol
Min
Max
Units
CCLK
To DOUT
DIN setup
DIN hold
High time
Low time (Note 1)
Frequency
3
1
2
4
5
TCCO
TDCC
TCCD
TCCH
TCCL
FCC
60
0
0.05
100
5.0
10
ns
s
MHz
Product Obsolete or Under Obsolescence
相關PDF資料
PDF描述
XC3064A-7PC84C IC LOGIC CL ARRAY 6400GAT 84PLCC
XC3064A-7PQ160C IC LOGIC CL ARRAY 6400GAT 160PQF
ASC49DRYH-S93 CONN EDGECARD 98POS DIP .100 SLD
AMC44DRTI-S13 CONN EDGECARD 88POS .100 EXTEND
AMC44DREI-S13 CONN EDGECARD 88POS .100 EXTEND
相關代理商/技術參數(shù)
參數(shù)描述
XC3090A-7PC84C0090 制造商:Xilinx 功能描述:
XC3090A7PC84I 制造商:XIL 功能描述:3090A7PC XILINX'95
XC3090A-7PC84I 制造商:XIL 功能描述:3090A7PC XILINX'95 制造商:Xilinx 功能描述:
XC3090A-7PC84I0100 制造商:Xilinx 功能描述:
XC3090A-7PG175C 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)