- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374984 > XC3064A (Xilinx, Inc.) Logic Cell Array Family PDF資料下載
參數(shù)資料
| 型號(hào)： | XC3064A |
| 廠商： | Xilinx, Inc. |
| 英文描述： | Logic Cell Array Family |
| 中文描述： | 邏輯單元陣列系列 |
| 文件頁(yè)數(shù)： | 1/8頁(yè) |
| 文件大?。?/td> | 48K |
| 代理商： | XC3064A |
2-161
User I/Os
Max
64
80
96
120
144
Horizontal
Longlines
16
20
24
32
40
Configurable
Data Bits
14,779
22,176
30,784
46,064
64,160
Device
XC3020A
XC3030A
XC3042A
XC3064A
XC3090A
CLBs
64
100
144
224
320
Array
8 x 8
10 x 10
12 x 12
16 x 14
16 x 20
Flip-Flops
256
360
480
688
928
Features
Enhanced, high performance FPGA family with five
device types
– Improved redesign of the basic XC3000 LCA
Family
– Logic densities from 1,000 to 6,000 gates
– Up to 144 user-definable I/Os
Superset of the industry-leading XC3000 family
– Identical to the basic XC3000 in structure, pin out,
design methodology, and software tools
– 100% compatible with all XC3000, XC3000L,
and XC3100 bitstreams
– Improved routing and additional features
Additional programmable interconnection points
(PIPs)
– Improved access to longlines and CLB clock
enable inputs
– Most efficient XC3000-class solution to bus-ori-
ented designs
Advanced 0.8
μ
CMOS static memory technology
– Low quiescent and active power consumption
Performance specified by logic delays, faster than
corresponding XC3000 versions
XC3000A-specific features
– 4 mA output sink and source current
– Error checking of the configuration bitstream
– Soft startup starts all outputs in slew-limited mode
upon power-up
– Easy migration to the XC3400 series of HardWire
mask programmed devices for high-volume
production.
Description
The XC3000A family offers the following enhancements
over the popular XC3000 family:
The XC3000A family has additional interconnect resources
to drive the I-inputs of TBUFs driving horizontal Longlines.
The CLB Clock Enable input can be driven from a second
vertical Longline. These two additions result in more
efficient and faster designs when horizontal Longlines are
used for data bussing.
During configuration, the XC3000A devices check the
bitstream format for stop bits in the appropriate positions.
Any error terminates the configuration and pulls INIT Low.
When the configuration process is finished and the device
starts up in user mode, the first activation of the outputs is
automatically slew-rate limited . This feature, called Soft
Startup, avoids the potential ground bounce when all
outputs are turned on simultaneously. After start-up, the
slew rate of the individual outputs is, as in the XC3000
family, determined by the individual configuration option.
The XC3000A family is a superset of the XC3000 family.
Any bitstream used to configure an XC3000 or XC3100
device configures an XC3000A device exactly the same
way.
XC3000A
Logic Cell Array Family
Product Specifications
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC3090A | Logic Cell Array Family |
| XC3064A-7PG132I | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3064A-7PQ160C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3090A-7PC84C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3064A-7PG132C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC3064A-6PC84C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3064A-6PC84C0090 | 制造商:Xilinx 功能描述: |
| XC3064A-6PG132C | 制造商:Xilinx 功能描述: |
| XC3064A-6PP132C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3064A-6PQ160C | 制造商:Xilinx 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。