
CoolRunner-II CPLD Family
DS090 (v3.1) September 11, 2008
15
Product Specification
R
(Demo Board)
(I/O Characteristics)
(Single Error Correction Double Error
Detection)
(DDR SDRAM Interface)
(PicoBlaze Microcontroller)
(On the Fly Reconfiguration)
(Powering CoolRunner-II)
(8051 Microcontroller Interface)
(Interfacing with Mobile SDRAM)
(Assigning CoolRunner-II VREF Pins)
CoolRunner-II CPLD Data Sheets
(CoolRunner-II Family Data Sheet)
(XC2C32A Data Sheet)
(XC2C64A Data Sheet)
(XC2C128 Data Sheet)
(XC2C512 Data Sheet)
CoolRunner-II CPLD White Papers
(Secure Applications)
Packages
Revision History
The following table shows the revision history for this document.
Date
Version
Revision
01/03/02
1.0
Initial Xilinx release
07/04/02
1.1
Revisions and updates
07/24/02
1.2
Revisions and updates
09/24/02
1.3
Additions to "Power Characteristics" section
01/28/03
1.4
Addition of the "Further Reading" section
02/26/03
1.5
Multiple minor revisions
03/12/03
1.6
Minor revision to "Quality and Reliability Parameters"
10/09/03
1.7
Update Hewlett-Packard to Agilent, OFR to OTF, and other revisions
01/26/04
1.8
Incorporate links to Data Sheets, Application Notes, and Device Packages
02/26/04
1.9
Change to Power-Up Characteristics, page 11. Change TFIN to TDIN. Add Schmitt-trigger
I/O compatibility information. Added TSOL specification.
05/21/04
2.0
Add XC2C32A and XC2C64A devices.
07/30/04
2.1
Pb-free documentation. Changes to TSU and Fsystem to match individual data sheets.
01/10/05
2.2
Added information about programming options, page 11.
03/07/05
2.3
Changes to Table 1, TPD, TSU, TCO, and FSYSTEM1. Removed link to obsolete White Paper.
Modifications to Table 5, IOSTANDARDs. Added Table 2, DC Characteristics.