參數(shù)資料
型號(hào): XC2C64A-5CPG56C
廠商: Xilinx Inc
文件頁(yè)數(shù): 15/16頁(yè)
文件大?。?/td> 0K
描述: IC CR-II CPLD 64MCELL 56-CSBGA
標(biāo)準(zhǔn)包裝: 360
系列: CoolRunner II
可編程類型: 系統(tǒng)內(nèi)可編程
最大延遲時(shí)間 tpd(1): 4.6ns
電壓電源 - 內(nèi)部: 1.7 V ~ 1.9 V
邏輯元件/邏輯塊數(shù)目: 4
宏單元數(shù): 64
門數(shù): 1500
輸入/輸出數(shù): 45
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 56-LFBGA,CSPBGA
供應(yīng)商設(shè)備封裝: 56-CSBGA(6x6)
包裝: 托盤
配用: 122-1536-ND - KIT STARTER SPARTAN-3E
122-1532-ND - KIT DEVELOPMENT SPARTAN 3ADSP
CoolRunner-II CPLD Family
8
DS090 (v3.1) September 11, 2008
Product Specification
R
nally generated DataGATE control logic can be assigned to
this I/O pin with the BUFG=DATA_GATE attribute.
Global Signals
Global signals, clocks (GCK), sets/resets (GSR), and output
enables (GTS), are designed to strongly resemble each
other. This approach enables design software to make the
best utilization of their capabilities. Each global capability is
supplemented by a corresponding product term version.
Figure 7 shows the common structure of the global signal
trees. The pin input is buffered, then drives multiple internal
global signal traces to deliver low skew and reduce loading
delays. GCK, GSR, and GTS can also be used as general
purpose I/Os if they are not needed as global signals. The
DataGATE assertion rail is also a global signal.
Figure 6: DataGATE Architecture (output drivers not shown)
PLA
MC1
MC2
MC16
DS090_06_111201
PLA
DataGATE Assertion Rail
PLA
AIM
MC1
MC2
MC16
MC1
MC2
MC16
MC1
MC2
MC16
To AIM
Latch
To AIM
Latch
To AIM
Latch
To AIM
Latch
Figure 7: Global Clocks (GCK), Sets/Resets (GSR), and
Output Enables (GTS)
DS090_07_101001
相關(guān)PDF資料
PDF描述
T525D477M004ATE025 CAP TANT 470UF 4V 20% 2917
MIC384-3YMM TR IC SUPERVISR THERM LOC/REM 8MSOP
XA9572XL-15VQG64Q IC CPLD 3.3V 72MCELL 64-VQFP
RMC50DREH-S93 CONN EDGECARD 100PS .100 EYELET
XC9572XL-10TQ100I IC CPLD 72 MCELL I-TEMP 100-TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC2C64A-5PC44C 制造商:Xilinx 功能描述:
XC2C64A-5QFG48C 功能描述:IC CRII CPLD 64MCRCELL 48QFN RoHS:是 類別:集成電路 (IC) >> 嵌入式 - CPLD(復(fù)雜可編程邏輯器件) 系列:CoolRunner II 標(biāo)準(zhǔn)包裝:90 系列:ispMACH® 4A 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時(shí)間 tpd(1):7.5ns 電壓電源 - 內(nèi)部:4.75 V ~ 5.25 V 邏輯元件/邏輯塊數(shù)目:- 宏單元數(shù):64 門數(shù):- 輸入/輸出數(shù):48 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:100-LQFP 供應(yīng)商設(shè)備封裝:100-TQFP(14x14) 包裝:托盤
XC2C64A-5VQ100C 制造商:Xilinx 功能描述:CPLD COOLRUNNER-II 1.5K GATES 64 MCRCLLS 500MHZ 0.18UM 1.8V - Trays 制造商:Xilinx 功能描述:IC CPLD 64MC 4.6NS 100VQFP 制造商:Xilinx 功能描述:IC CR-II CPLD 64MCELL 100-VQFP
XC2C64A-5VQ44C 制造商:Xilinx 功能描述:CPLD COOLRUNNER-II 1.5K GATES 64 MCRCLLS 500MHZ 0.18UM 1.8V - Trays 制造商:Xilinx 功能描述:IC CPLD 64MC 4.6NS 44VQFP 制造商:Xilinx 功能描述:IC CR-II CPLD 64MCELL 44-VQFP
XC2C64A-5VQG100C 功能描述:IC CR-II CPLD 64MCELL 100-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - CPLD(復(fù)雜可編程邏輯器件) 系列:CoolRunner II 標(biāo)準(zhǔn)包裝:24 系列:CoolRunner II 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時(shí)間 tpd(1):7.1ns 電壓電源 - 內(nèi)部:1.7 V ~ 1.9 V 邏輯元件/邏輯塊數(shù)目:24 宏單元數(shù):384 門數(shù):9000 輸入/輸出數(shù):173 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP(28x28) 包裝:托盤