參數(shù)資料
型號(hào): XC2C32A-6VQG44C
廠商: Xilinx Inc
文件頁(yè)數(shù): 15/16頁(yè)
文件大?。?/td> 0K
描述: IC CR-II CPLD 32MCELL 44-VQFP
標(biāo)準(zhǔn)包裝: 160
系列: CoolRunner II
可編程類型: 系統(tǒng)內(nèi)可編程
最大延遲時(shí)間 tpd(1): 5.5ns
電壓電源 - 內(nèi)部: 1.7 V ~ 1.9 V
邏輯元件/邏輯塊數(shù)目: 2
宏單元數(shù): 32
門數(shù): 750
輸入/輸出數(shù): 33
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 44-TQFP
供應(yīng)商設(shè)備封裝: 44-VQFP(10x10)
包裝: 托盤
產(chǎn)品目錄頁(yè)面: 600 (CN2011-ZH PDF)
其它名稱: 122-1404
CoolRunner-II CPLD Family
8
DS090 (v3.1) September 11, 2008
Product Specification
R
nally generated DataGATE control logic can be assigned to
this I/O pin with the BUFG=DATA_GATE attribute.
Global Signals
Global signals, clocks (GCK), sets/resets (GSR), and output
enables (GTS), are designed to strongly resemble each
other. This approach enables design software to make the
best utilization of their capabilities. Each global capability is
supplemented by a corresponding product term version.
Figure 7 shows the common structure of the global signal
trees. The pin input is buffered, then drives multiple internal
global signal traces to deliver low skew and reduce loading
delays. GCK, GSR, and GTS can also be used as general
purpose I/Os if they are not needed as global signals. The
DataGATE assertion rail is also a global signal.
Figure 6: DataGATE Architecture (output drivers not shown)
PLA
MC1
MC2
MC16
DS090_06_111201
PLA
DataGATE Assertion Rail
PLA
AIM
MC1
MC2
MC16
MC1
MC2
MC16
MC1
MC2
MC16
To AIM
Latch
To AIM
Latch
To AIM
Latch
To AIM
Latch
Figure 7: Global Clocks (GCK), Sets/Resets (GSR), and
Output Enables (GTS)
DS090_07_101001
相關(guān)PDF資料
PDF描述
RMC30DRAN-S734 CONN EDGECARD 60POS .100 R/A PCB
XC9536XL-10VQG44C IC CPLD .8K 36MCELL 44-VQFP
TAJB106K016RSJ CAP TANT 10UF 16V 10% 1210
LTC1644IGN#TR IC CONTROLLER HOT SWAP 20-SSOP
EPM7256EGI192-20 IC MAX 7000 CPLD 256 192-PGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC2C32A-6VQG44I 功能描述:IC CR-II CPLD 32MCELL 44-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - CPLD(復(fù)雜可編程邏輯器件) 系列:CoolRunner II 標(biāo)準(zhǔn)包裝:90 系列:ispMACH® 4A 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時(shí)間 tpd(1):7.5ns 電壓電源 - 內(nèi)部:4.75 V ~ 5.25 V 邏輯元件/邏輯塊數(shù)目:- 宏單元數(shù):64 門數(shù):- 輸入/輸出數(shù):48 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:100-LQFP 供應(yīng)商設(shè)備封裝:100-TQFP(14x14) 包裝:托盤
XC2C384 制造商:XILINX 制造商全稱:XILINX 功能描述:CoolRunner-II CPLD Family
XC2C384-10FG324C 制造商:Xilinx 功能描述:CPLD COOLRUNNER-II 9K GATES 384 MCRCLLS 166MHZ 0.18UM 1.8V 3 - Trays 制造商:Xilinx 功能描述:IC CPLD 384MC 9.2NS 324FBGA 制造商:Xilinx 功能描述:IC CR-II CPLD 384MCELL 324-FBGA
XC2C384-10FG324I 制造商:Xilinx 功能描述:CPLD COOLRUNNER-II 9K GATES 384 MCRCLLS 166MHZ 0.18UM 1.8V 3 - Trays 制造商:Xilinx 功能描述:IC CPLD 384MC 9.2NS 324FBGA 制造商:Xilinx 功能描述:IC CR-II CPLD 384MCELL 324-FBGA
XC2C384-10FGG324C 功能描述:IC CR-II CPLD 384MCELL 324-FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - CPLD(復(fù)雜可編程邏輯器件) 系列:CoolRunner II 標(biāo)準(zhǔn)包裝:24 系列:CoolRunner II 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時(shí)間 tpd(1):7.1ns 電壓電源 - 內(nèi)部:1.7 V ~ 1.9 V 邏輯元件/邏輯塊數(shù)目:24 宏單元數(shù):384 門數(shù):9000 輸入/輸出數(shù):173 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP(28x28) 包裝:托盤