- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19833 > XC2C128-7VQG100C (Xilinx Inc)IC CR-II CPLD 128MCELL 100-VQFP PDF資料下載
參數(shù)資料
| 型號： | XC2C128-7VQG100C |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 3/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CR-II CPLD 128MCELL 100-VQFP |
| 標準包裝： | 90 |
| 系列： | CoolRunner II |
| 可編程類型： | 系統(tǒng)內(nèi)可編程 |
| 最大延遲時間 tpd(1)： | 7.0ns |
| 電壓電源 - 內(nèi)部： | 1.7 V ~ 1.9 V |
| 邏輯元件/邏輯塊數(shù)目： | 8 |
| 宏單元數(shù)： | 128 |
| 門數(shù)： | 3000 |
| 輸入/輸出數(shù)： | 80 |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-TQFP |
| 供應(yīng)商設(shè)備封裝： | 100-VQFP（14x14） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 600 (CN2011-ZH PDF) |
| 其它名稱： | 122-1285 |
CoolRunner-II CPLD Family
DS090 (v3.1) September 11, 2008
Product Specification
R
Timing Model
Figure 11 shows the CoolRunner-II CPLD timing model. It
represents one aspect of the overall architecture from a tim-
ing viewpoint. Each little block is a time delay that a signal
incurs if the signal passes through such a resource. Timing
reports are created by tallying the incremental signal delays
as signals progress within the CPLD. Software creates the
timing reports after a design has been mapped onto the
specific part, and knows the specific delay values for a given
speed grade. Equations for the higher level timing values
the individual parameters and provides a brief definition of
their associated functions. Xilinx application note XAPP375
details the CoolRunner-II CPLD family timing with several
examples.
Figure 11: CoolRunner-II CPLD Timing Model
Note: Always refer to the timing report in ISE Software for accurate timing values for paths.
D/T
S/R
TF
TSUI THI
TCOI
TAOI
TECSU
TECHO
TOUT
TSLEW
TEN
XAPP375_03_010303
TOEM
TPDI
TLOGI2
TLOGI1
TIN
THYS
CE
TDIN
THYS
TCT
TGCK
THYS
TGSR
THYS
TGTS
THYS
Table 6: Timing Parameter Definitions
Symbol
Parameter
Buffer Delays
TlN
Input Buffer Delay
TDIN
Direct data register input delay
TGCK
Global clock (GCK) buffer delay
TGSR
Global set/reset (GSR) buffer delay
TGTS
Global output enable (GTS) buffer delay
TOUT
Output buffer delay
TEN
Output buffer enable/disable delay
TSLEW
Output buffer slew rate control delay
P-term Delays
TCT
Control Term delay (single PT or FB-CT)
TLOGI1
Single P-term logic delay
TLOGI2
Multiple P-term logic delay adder
Macrocell Delays
TPDI
Macrocell input to output valid
TSUI
Macro register setup before clock
THI
Macro register hold after clock
TECSU
Macro register enable clock setup time
TECHO
Macro register enable clock hold time
TCOI
Macro register clock to output valid
TAOI
Macro register set/reset to output valid
THYS
Hysteresis selection delay adder
Feedback Delays
TF
Feedback delay
TOEM
Macrocell to Global OE delay
Table 6: Timing Parameter Definitions (Continued)
Symbol
Parameter
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GCM31A7U2J330JX01D | CAP CER 33PF 630V 5% U2J 1206 |
| IHLP2020BZER2R2M11 | INDUCTOR POWER 2.2UH 5A SMD |
| RMA36DRMD-S288 | CONN EDGECARD 72POS .125 EXTEND |
| XCR3064XL-10VQG100C | IC CR CPLD 1.5K 64MCELL 100-VQFP |
| CWR09NC475KB | CAP TANT 4.7UF 50V 10% 2915 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC2C128-7VQG100I | 功能描述:IC CR-II CPLD 128MCELL 100-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - CPLD（復(fù)雜可編程邏輯器件） 系列:CoolRunner II 標準包裝:24 系列:CoolRunner II 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時間 tpd(1):7.1ns 電壓電源 - 內(nèi)部:1.7 V ~ 1.9 V 邏輯元件/邏輯塊數(shù)目:24 宏單元數(shù):384 門數(shù):9000 輸入/輸出數(shù):173 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP（28x28） 包裝:托盤 |
| XC2C256 | 制造商:XILINX 制造商全稱:XILINX 功能描述:CoolRunner-II CPLD Family |
| XC2C256-5FT256C | 制造商:Xilinx 功能描述: |
| XC2C256-5VQ100CES | 制造商:Xilinx 功能描述: |
| XC2C256-6CP132C | 制造商:Xilinx 功能描述:CPLD COOLRUNNER-II 6K GATES 256 MCRCLLS 450MHZ 0.18UM 1.8V 1 - Trays 制造商:Xilinx 功能描述:IC CPLD 256MC 5.7NS 132BGA 制造商:Xilinx 功能描述:IC CR-II CPLD 256MCELL 132-BGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。